

PCT

WORLD INTELLECTUAL PROPERTY ORGANIZATION
International Bureau



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification ⁶ : G06F 12/02, 3/06	A1	(11) International Publication Number: WO 97/12324 (43) International Publication Date: 3 April 1997 (03.04.97)
(21) International Application Number: PCT/GB96/00249 (22) International Filing Date: 6 February 1996 (06.02.96) (30) Priority Data: 9519669.7 27 September 1995 (27.09.95) GB (71) Applicant (for all designated States except US): MEMORY CORPORATION [GB/GB]; The Computer House, Dalkeith Palace, Dalkeith, Edinburgh EH22 2NA (GB). (72) Inventor; and (75) Inventor/Applicant (for US only): SINCLAIR, Alan, Welsh [GB/GB]; 102 Lamb's Lane, Cottenham, Cambridge CB4 4TA (GB). (74) Agent: CULLIS, Roger; 101 Newington Causeway, London SE1 6BU (GB).		(81) Designated States: CN, JP, KR, SG, US, European patent (AT, BE, CH, DE, DK, ES, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE). Published <i>With international search report.</i>

(54) Title: **MEMORY MANAGEMENT**

(57) Abstract

A method of maintaining a mapping between a logical sector address and a corresponding physical address using a data block for each logical sector address value, and a plurality of spare data blocks. Each data block comprises: a direct address field and an indirect address field. The first time data is written to the logical sector address the direct address field is programmed with the corresponding physical address. Each subsequent time that data is written to the same logical sector address the indirect address field is programmed with the address of a spare data block and the direct address field of the spare data block is programmed with the new physical address of the data.

