

(19) World Intellectual Property Organization
International Bureau



G00001



(43) International Publication Date
28 March 2002 (28.03.2002)

PCT

(10) International Publication Number
WO 02/25447 A2

(51) International Patent Classification⁷: **G06F 12/00**

(21) International Application Number: **PC1/US01/29602**

(22) International Filing Date:
20 September 2001 (20 09 2001)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
09/667,688 22 September 2000 (22 09 2000) US

(71) Applicant: **INTEL CORPORATION** [US/US], 2200
Mission College Boulevard, Santa Clara, CA 95052 (US)

(72) Inventors: **MAIYURAN, Subramania**, 11717 New Al-
bion Drive, Gold River, CA 95670 (US) **PALANCA, Sal-
vador**, 12044 Gold Arbor Lane, Gold River, CA 95670
(US)


(74) Agents: **CORSELLO, Kenneth, R.**, Kenyon & Kenyon,
333 West San Carlos Street, Suite 600, San Jose, CA 95110
et al (US)

(81) Designated States (*national*): AE, AG, AL, AM, AT, AU,
AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU,
CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH,
GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC,
LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW,
MX, MZ, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI,
SK, SL, TJ, TM, TR, TT, TZ, UA, UG, UZ, VN, YU, ZA,
ZW

(84) Designated States (*regional*): ARIPO patent (GH, GM,
KE, LS, MW, MZ, SD, SI, SZ, TZ, UG, ZW) Eurasian
patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European
patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE,
IT, LU, MC, NL, PT, SE, TR), OAPI patent (BF, BJ, CF,
CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD,
TG)

[Continued on next page]

54) Title: **CACHE DYNAMICALLY CONFIGURED FOR SIMULTANEOUS ACCESSES BY MULTIPLE COMPUTING EN-
GINES**



(57) Abstract: A cache has an array with single ported cells and is dynamically accessible simultaneously by multiple computing engines. In a further embodiment, the cache also has a tag array including a first address input, a second address input, and a shared mode input, and a data array electrically coupled to the tag array and including a first address input, a second address input, and a shared mode input.

WO 02/25447 A2



Published:

— without international search report and to be republished
upon receipt of that report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette