PCT WORLD INTELLECTUAL PROPERTY ORGANIZATION
International Bureau

INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 7 : G06F 13/40	A1	(11) International Publication Number: WO 00/58846
		(43) International Publication Date: 5 October 2000 (05.10.00)

(21) International Application Number: PCT/GB00/01132

(22) International Filing Date: 24 March 2000 (24.03.00)

(30) Priority Data:
09/281,082 30 March 1999 (30.03.99) US

(71) Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATION [US/US]; New Orchard Road, Armonk, NY 10504 (US).

(71) Applicant *(for MC only)*: IBM UNITED KINGDOM LIMITED [GB/GB]; P.O. Box 41, North Harbour, Portsmouth, Hampshire PO6 3AU (GB).


(72) Inventors: JOHARI, Girish, Chandra; 6908 Rimner Cove, Austin, TX 78759 (US). THOMSEN, Peter, Matthew; 12714 Palfrey Drive, Austin, TX 78727 (US). WALTER, Lucinda, Mae; 4600 Secluded Hollow, Austin, TX 78727 (US). MUELLER, Mark, Wayne; 11007 Callanish Park Drive, Austin, TX 78750 (US).

(74) Agent: MOSS, Robert, Douglas; IBM United Kingdom Limited, Intellectual Property Department, Hursley Park, Winchester, Hampshire SO21 2JN (GB).

(81) Designated States: AE, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CR, CU, CZ, DE, DK, DM, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, UZ, VN, YU, ZA, ZW, ARIPO patent (GH, GM, KE, LS, MW, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).

Published
With international search report.
Before the expiration of the time limit for amending the claims and to be republished in the event of the receipt of amendments.

(54) Title: HOT PLUG CONTROL OF MULTIPROCESSOR BASED COMPUTER SYSTEM



(57) Abstract

A method of servicing a computer system without interrupting operation of the computer system, by connecting a computer component to a board of the computer system, detecting connection of the computer component to the system board using a control circuit, supplying power to the voltage input of the computer component in response to detecting the connection, and thereafter monitoring the power supplied to the voltage input of the computer component.The method may be used for core computer components such as CPU modules and voltage regulator modules. Power to the voltage input of the computer component is turned off in response to a determination that a current level of the power supplied to the voltage input exceeds a specified level. A fault signal is latched in an active state in response to the determination; the fault signal is reset when the component is removed from the system. The method also applies to a plurality of hot-pluggable components, wherein the power supplied to each component is individually monitored.