

Description

Background of the invention

The invention relates to a data communication system according to the first part of claim 1. Such data communication system is known from "Nachrichten Elektronik", Vol. 36, No. 8, August 1982, pages 340—6, article by R. Both.

In distributed control systems, such as used for energy management and load shedding functions, communication between various elements of the system is usually required. Digital control devices, such as microprocessors, typically communicate by a serial data stream over a pair of conductors where the bit symbols are defined by high or low voltage states on this pair of conductors. This is known as "baseband" communication of the digital data. Baseband communication requires a dedicated pair of conductors, known as a "baseband bus", connected between the various digital elements of a control system for this communication. It has been often found desirable to use the baseband data signals to modulate higher frequency carrier signals for communication, known as "broadband" communication. The carrier signals may be impressed upon the conductors of the power system for distribution within the desired control area. This technique is commonly known as "power line carrier" communication. Other broadband communication carrier frequencies may be used with direct radiation as in radio communication or in infrared or optical communication, and lower frequencies may be used in acoustic or ultrasonic communication. The device which converts baseband data signals to broadband (modulated carrier) data signals, and for conversion from broadband to baseband data signals, is known as a "transceiver". In a typical distributed digital control system, the individual digital control elements, such as microprocessors, exchange baseband data signals with individual transceivers which transfer the baseband data via broadband on a commonly connected single broadband data bus. Thus there are a plurality of baseband buses interconnected by a broadband bus.

In a distributed control system, it is sometimes desirable to interconnect several microprocessors on a single baseband bus and couple that baseband bus through a transceiver to the broadband bus. This reduces the number of transceivers required in a system, hence reducing system cost, but further requires that the transceiver have a novel automatic transmit/receive function.

In such a system, it has been found highly desirable that the various baseband buses appear to be directly interconnected in terms of their exchange of baseband signals, preserving the supreme and inferior characteristics of the two states of the baseband. A transceiver which will provide this apparent interconnection of the baseband buses is known as a "transparent" transceiver because: (1) a supreme state signal

impressed upon the baseband input to one transceiver will create a like signal in the baseband output of all other transceivers commonly interconnected on the broadband bus, and (2) an attempt to impress an inferior state signal upon the baseband input to one transceiver will only create that inferior state signal in the baseband of all other transceivers commonly interconnected on the broadband bus if no other baseband is in the supreme state.

In order to provide orderly communication, as between the various devices interconnected on a common baseband bus, various techniques or protocols have been developed. In the "polling" protocol, a single master device sends messages to selected individual distributed devices which enables the selected individual device to respond on the bus. In "token passing" systems, a transmission-enabling message is sent from one device to another in an orderly sequence thereby enabling each device to transmit on the bus in turn. In the "multiple access" systems, each device is permitted spontaneous transmission provided that a "listen-before-talk" procedure is followed to prevent transmission when the bus is active with a transmission from another device. Multiple access is preferred in a distributed control system because it offers a faster system response and does not require a master system controller. However, even though each device follows the "listen-before-talk" protocol, it is possible that two devices may start message transmission simultaneously. This condition is known as "contention" for use of the bus. Contention usually results in the destruction of data in the contending messages, known as "collision". It is, therefore, highly desirable in a multiple access system that contention as resolved, eliminating all transmitters but one, prior to collision, in order to avoid the destruction of the data. Contention resolution with collision avoidance results in faster system response and greater system reliability.

In broadband communication, the carrier signal may be modulated by the data signal in amplitude, frequency or phase. These modulation techniques are respectively known as amplitude shift keying (ASK) (also called on-off-keying when the amplitude modulation is 100%), frequency shift keying (FSK), and phase shift keying (PSK). Many different transceiver concepts for the various modulation techniques are currently available, however none show the characteristics of transparency as described above.

The purpose of this invention is to provide a transceiver which provides automatic transmit/receive control and a transceiver which provides the transparent exchange of digital data between a baseband data bus and a broadband data bus, thereby permitting contention resolution with collision avoidance.

Summary of the invention

The invention as claimed comprises a transceiver circuit which provides a transparent inter-

face between a baseband data bus and a broadband modulated carrier data bus. In addition to transmitter-receiver components, the circuit also includes steering logic interconnected between the transmitter-receiver and the baseband bus for providing transparency, thereby permitting contention resolution and collision avoidance. The transceiver is interconnected with the broadband data bus by a first pair of conductors and with the baseband data bus by a second pair of conductors.

Brief description of the drawings

Figure 1 is a diagrammatic representation of the circuit blocks employed with one embodiment of the transceiver according to the invention;

Figure 2 is a diagrammatic representation of the circuit blocks employed with another embodiment of the transceiver or with a separate transmitter and receiver according to the invention;

Figure 3 is a circuit diagram for the steering logic employed within the embodiments depicted in Figures 1 and 2;

Figure 4 is a graphic representation of the timing diagrams of the data and control signals for the embodiment depicted in Figure 2 with the steering logic depicted in Figure 3;

Figure 5 is a block diagram representation of the steering logic employed which provides transparency when employed with ASK 100% modulation; and

Figure 6 is a graphic representation of the data and control signals for the embodiments depicted in Figures 1 and 2 using the steering logic of Figure 5 with ASK 100% modulation.

Description of the preferred embodiment

Figure 1 depicts a baseband terminal A for connecting with a baseband data bus system and a terminal B for connection with a broadband data bus. Terminals A and B each comprise a pair of conductors, although only one is shown. Steering logic 10 is connected with the baseband terminal by means of data terminal 12 and with a transceiver 11 for providing the requisite transparency functions to the transceiver. Transceiver 11, which can be AM, FM or Phase Modulation, is connected to the broadband terminal by means of CARRIER terminal 27. The transceiver is connected to the steering logic by means of the DATA IN terminal 16 on the transceiver with the DATA OUT terminal 13 on the steering logic over transmit baseband line 15 and with the DATA OUT terminal 18 on the transceiver connected with the DATA IN terminal 14 on the steering logic over receive baseband line 17. The transmit/receive control (T/R) terminals 20, 9 of the transceiver 11 and steering logic 10 are interconnected by transmit/receive line 19. For purposes of this disclosure, T/R signifies that when line 19 is high, the transceiver functions as a receiver of carrier signals and when line 19 is low, the transceiver functions as a transmitter of carrier signals. Baseband signals appearing at terminal A result in modulated carrier signals at broadband ter-

terminal B and modulated carrier signals appearing at the broadband terminal produce baseband signals at terminal A. The operation of the steering logic for the various types of modulation will be discussed in detail below.

Figure 2 contains a transceiver 11 wherein the transmitter 22 and receiver 23 can be separately connected with the steering logic by means of a transmit baseband line 30 which connects the DATA IN terminal 29 on the transmitter with the DATA OUT terminal 28 on the steering logic and with a transmit-control line 33 which connects the transmit-control terminals 32, 31 on the transceiver and steering logic. A receive baseband line 36 interconnects the DATA OUT terminal 35 on the receiver with the DATA IN terminal 34 on the steering logic and a receive-control line 39 interconnects the receive-control terminal 38 on the receiver with the receive-control terminal 37 on the steering logic. The transmitter terminal 25 and the receiver terminal 26 interconnect with each other and with the broadband by means of a line 24. In the manner described earlier, baseband signals appearing at the baseband terminal produce modulated carrier signals at the broadband terminal and vice versa.

The components within the steering logic 10 of Figures 1 and 2 for FSK, PSK or ASK modulation are shown in Figure 3 with the outputs of the steering logic arranged for connection with the separate receiver-transmitter embodiment of Figure 2, so that common reference numerals will be employed. The receive baseband line 36 is connected through terminal 34 with baseband terminal A through an open collector buffer 41, such as a Signetics Type 74LS07, over line 40 and through an inverter 42 with terminal 2 of an OR gate 43. A diode or a transistor can also be used as a buffer providing that the logic levels are suitable. Terminal 1 of OR gate 43 connects with the baseband terminal by means of line 50 and with the transmit baseband line 30 through line 65 and terminal 28. The output of OR gate 43 is connected through a pulse stretcher 44 and terminal 37 to the receive-control line 39 and through an inverter 46 and terminal 31 to the transmit-control line 33. When used with the embodiment depicted in Fig. 1, the T/R line 19 is connected with receive-control terminal 37, omitting inverter 46 and terminal 31. The pulse stretcher 44 comprises a retriggerable one-shot 48, such as a Motorola Type MC14528B monostable multivibrator, which is triggered on the rising edge of the output of the OR gate applied to terminal A of the one shot. The inverse output $\bar{Q}$ is connected to terminal 2 of an AND gate 49 and terminal 1 of the AND gate is connected to the output of the OR gate.

For purposes of this disclosure, the following definitions will be used throughout in describing the operation of the steering logic 10.

The digital signals represented by the two states appearing at the baseband, namely, the "supreme" state being a low voltage and impedance, will also be referred to as "low", and

In order to maintain the broadband signal in the second condition, A_2 , F_2 or Φ_2 during the time when the baseband is in the inferior state, the transmit-control waveform 56 must remain in the enable state. This is accomplished by triggering the pulse stretcher 44. Since input 2 to the OR gate 43 is always low when the receive baseband line 36 is high, the output of the OR gate will track the baseband. When the baseband goes to the inferior state, the OR gate output to the retriggerable one-shot input terminal A causes the one-shot output $\bar{Q}$ to remain low for a pre-determined time period greater than the longest anticipated inferior state in the message. This low state at the $\bar{Q}$ terminal, as indicated on the $\bar{Q}$ waveform 54, is applied to terminal 2 of the AND gate 49 to maintain the receive-control line 39 and waveform 55 in the disable state and the transmit-control line 33 and waveform 56 in the enable state during the inferior state of the baseband. When the baseband changes from the superior to the inferior state, the retriggerable one-shot 48 is reset and starts retiming. The last transition in the message, as indicated at 57 on the baseband waveform 51, results in the start of time-out of the pulse stretcher as indicated at 58 on the $\bar{Q}$ waveform 54. At the end of the time delay period of the retriggerable one-shot, indicated at 59, the $\bar{Q}$ waveform 54 returns to the high state enabling the receiver, as indicated at 60 on the receive-control waveform 55 and disabling the transmitter as indicated at 61 on the transmit enable waveform 56 to complete the message. Hence, all other digital control devices connected to the broadband or baseband buses can now initiate a transmission according to a predefined bus access protocol.

It is to be noted from the previous discussion relative to the steering logic 10 of Figure 3 that automatic transmit-control and receive-control are provided for ASK, FSK and PSK modulation, but that the associated transceiver is not considered to be fully transparent within the aforementioned definition of "transparency".

With ASK 100% modulation, the carrier is either present or absent such that the supreme state corresponds to the presence of carrier as indicated at 66 in Figure 6 and the inferior state corresponds to the absence of carrier as indicated at 67. When this modulation is used, the simplified steering logic 10 of Figure 5 is employed. The pulse stretcher is not required since the broadband inferior state corresponding to the baseband inferior state is the absence of carrier which is the same as with the transmitter disabled. The receive baseband line 36 in Figure 5 connects through terminal 34, line 40 and inverter 42 with input 2 of the OR gate 43 and with the baseband terminal A through the open collector buffer 41. The baseband terminal A directly connects with the output side of the open collector buffer 41, input 1 of the OR gate over line 50 and with transmit baseband line 30 through terminal 28. The output of the OR gate connects with the receive-control line 39 through terminal 37 and

with the transmit-control 33 through inverter 46 and terminal 31. When used with the embodiment depicted in Fig. 1, the $\bar{T}/R$ is connected with receive control terminal 37, omitting inverter 46 and terminal 31. Transmit baseband line 30 is generally omitted with ASK 100% modulation since on-off keying does not usually require modulation input to the transmitter. If the baseband bus is pulled low by a digital control device, the transmitter is enabled and the receiver is disabled directly. When carrier is received on the broadband, the receive baseband line 36 pulls the baseband low, the receiver remains enabled and the transmitter remains disabled. Thus, the direct data exchange between broadband and baseband buses provides full transparency.

The timing diagrams depicted in Figure 6 illustrate the conditions occurring at the baseband terminal A, the transmit baseband line 30, the receive baseband line 36, the receive-control line 39 and the transmit-control line 33 for the ASK 100% modulation employed with the steering logic 10 of Figure 5. The transmit-control and transmit baseband waveforms are identical so that only the transmit-control waveform 56 is depicted in Figure 6. Since the presence of carrier on the broadband corresponds to the superior state of the baseband and the absence of carrier corresponds to the inferior state of the baseband, the ASK modulation is depicted as A₁ and 0 (zero), respectively. The state recognition time is required in the receive mode to distinguish a true signal from noise, as described earlier. When the digital control device pulls the baseband bus low, the transmit baseband line 30 in Figure 5 is pulled low and the receive baseband line 36 is high for the following reasons. Input 1 to OR gate 43 is low by direct connection with the baseband terminal over line 50 and input 2 is low by connection through inverter 42 with the high receiver baseband line 36 over line 40 resulting in a low at the OR gate output. The receive control line 39 is low by direct connection with the OR gate output and both the transmit control line 33 and transmit baseband line 30 are high by connection to the OR gate output through inverter 46. The baseband waveform 51 is in the superior state and the receive baseband waveform 53 is in the inferior state as shown in Figure 6. The receive-control waveform 55 is in the disabled state while the transmit-control waveform 56 is in the enabled state. When the digital control device allows the baseband bus to go high (inferior state) in the transmitting mode or in the inactive state, the receiving mode is invoked since the inferior state on the broadband bus is the absence of carrier. When a carrier does appear on the broadband bus in the receiving mode, the receive baseband line 36 is low, which pulls the baseband bus low. Input 2 to OR gate 43 is high by connection with line 36 by means of terminal 24, line 40 and inverter 42. This is reflected in the superior state of the baseband waveform 51 and the low state of the receive baseband waveform 53 in Figure 6. The output of the OR gate is high which impresses a

high on receive-control line 39 by connection through terminal 37. The transmit-control line 33 and transmit baseband line 30 are both low by connection with the OR gate output through inverter 46. The receive-control waveform 55 is in the enabled state and the transmit-control waveform 56 is in the disabled state as shown in Figure 6. It is seen, therefore, that ASK 100% modulation allows for the completely transparent exchange of data between the baseband bus and the broadband bus without the appearance of conflict. It will be readily appreciated by those skilled in the art that utilizing the steering logic concept teachings of the invention with suitable modifications will allow the use of a transceiver for other purposes and that the steering logic function can be achieved by other logic devices and circuits.

Claims

1. A data communication system comprising: steering logic (10) for interconnecting a transceiver (11) with a baseband bus via a baseband bus terminal (12) to which baseband digital transmit signals (30) may be applied and to which baseband digital receive signals (36) from said transceiver may be applied, said transceiver being connected to a broadband bus for transmitting or receiving modulated carrier wave signals on said broadband bus, said transceiver having data in (16) and data out (18) terminals for inputting or outputting digital signals at baseband and characterized in that said transceiver has at least one control terminal (T/R) for receiving a control signal, said transceiver (11) being responsive to said control signal for enabling or disabling transmitting or receiving functions of said receiver, said steering logic (10) including,

a buffer (41) connected between the data out terminal (18) of said transceiver and said baseband bus terminal (12); and

logic means (42, 43, 44, 46) having a first input (50) connected to said baseband bus terminal and a second input (40) coupled to the data out terminal of said transceiver and an output connected to said at least one control terminal, said logic means being responsive to baseband digital transmit signals applied to said baseband bus terminal (12) for generating said control signal to enable the transmitting function and to disable the receiving function of said transceiver and being responsive to said baseband digital receive signal (36) for disabling the transmitting function of said transceiver while said baseband digital receive signals are being received.

2. The data communication system recited in Claim 1 characterized in that said buffer (41) is an open collector buffer and in that a direct connection exists between the data in terminal (16) of said transceiver and said baseband bus terminal.

3. The data communication system recited in Claim 1 characterized in that said logic means (42, 43, 44, 46) comprises:

an OR gate (43) having one input (1) connected to said baseband terminal; and

an inverter connected between said data out terminal (18) and a second input (2) of said OR gate (43).

4. The data communication system recited in Claim 3 characterized in that said transceiver (11) has first (38) and second (32) control terminals to which a receive control signal and a transmit control signal, respectively, may be applied, the output (37) of said logic means being directly connected to said first control terminal, said steering logic further comprising a second inverter (46) connected between said output (37) of said logic means and said second control terminal (38).

5. The data communication system recited in Claim 3 characterized in that said logic means further comprises pulse stretching means (48, 49) connected between an output of said OR gate and the output of said logic means for maintaining a control signal output for a predetermined time period after the termination of the application of baseband digital transmit signals to said baseband bus terminal.

6. The data communication system recited in Claim 5 characterized in that said pulse stretching means (48, 49) comprises:

a retriggerable one-shot (48) connected to the output of said OR gate; and

an AND gate (49) having a first input connected to the output of said OR gate and a second input connected to inverted output ($\bar{Q}$) of said retriggerable one-shot (48).

Patentansprüche

1. Datenübertragungssystem mit:
einer Steuerlogik (10) zum Zusammenschalten eines Sendeempfängers (11) mit einer Basisband-Datenleitung über einen Basisband-Datenleitungsanschluß (12), welchem digitale Basisband-Steuersignale (30) zuführbar sind und welchem digitale Basisband-Empfangssignale (36) von dem Sendeempfänger zuführbar sind, wobei der Sendeempfänger mit einer Breitband-Datenleitung zum Senden oder Empfangen von modulierten Trägerschwingungssignalen auf der Breitband-Datenleitung verbunden ist, und der Sendeempfänger Dateneingangs- und Datenausgangsanschlüsse (16 bzw. 18) zur Eingabe oder Ausgabe von digitalen Signalen im Basisband aufweist, dadurch gekennzeichnet,

daß der Sendeempfänger mindestens einen Steueranschluß (T/R) zum Empfang eines Steuersignals aufweist, und der Sendeempfänger (11) auf das Steuersignal anspricht, um die Sende- oder Empfangsfunktionen des Empfängers zu aktivieren oder zu inaktivieren, und daß die Steuerlogik (10) folgendes enthält:

einen zwischen den Datenausgangsanschluß (18) des Sendeempfängers und den Basisband-Datenleitungsanschluß (12) geschalteten Puffer (41), und

eine Logikeinrichtung (42, 43, 44, 46) mit einem an den Basisband-Datenleitungsanschluß verbundenen ersten Eingang (50) und einem mit dem Datenausgangsanschluß des Sendeempfängers

high on receive-control line 39 by connection through terminal 37. The transmit-control line 33 and transmit baseband line 30 are both low by connection with the OR gate output through inverter 46. The receive-control waveform 55 is in the enabled state and the transmit-control waveform 56 is in the disabled state as shown in Figure 6. It is seen, therefore, that ASK 100% modulation allows for the completely transparent exchange of data between the baseband bus and the broadband bus without the appearance of conflict. It will be readily appreciated by those skilled in the art that utilizing the steering logic concept teachings of the invention with suitable modifications will allow the use of a transceiver for other purposes and that the steering logic function can be achieved by other logic devices and circuits.

Claims

1. A data communication system comprising: steering logic (10) for interconnecting a transceiver (11) with a baseband bus via a baseband bus terminal (12) to which baseband digital transmit signals (30) may be applied and to which baseband digital receive signals (36) from said transceiver may be applied, said transceiver being connected to a broadband bus for transmitting or receiving modulated carrier wave signals on said broadband bus, said transceiver having data in (16) and data out (18) terminals for inputting or outputting digital signals at baseband and characterized in that said transceiver has at least one control terminal ($\bar{T}/R$) for receiving a control signal, said transceiver (11) being responsive to said control signal for enabling or disabling transmitting or receiving functions of said receiver, said steering logic (10) including,

a buffer (41) connected between the data out terminal (18) of said transceiver and said baseband bus terminal (12); and

logic means (42, 43, 44, 46) having a first input (50) connected to said baseband bus terminal and a second input (40) coupled to the data out terminal of said transceiver and an output connected to said at least one control terminal, said logic means being responsive to baseband digital transmit signals applied to said baseband bus terminal (12) for generating said control signal to enable the transmitting function and to disable the receiving function of said transceiver and being responsive to said baseband digital receive signal (36) for disabling the transmitting function of said transceiver while said baseband digital receive signals are being received.

2. The data communication system recited in Claim 1 characterized in that said buffer (41) is an open collector buffer and in that a direct connection exists between the data in terminal (16) of said transceiver and said baseband bus terminal.

3. The data communication system recited in Claim 1 characterized in that said logic means (42, 43, 44, 46) comprises:

an OR gate (43) having one input (1) connected to said baseband terminal; and

an inverter connected between said data out terminal (18) and a second input (2) of said OR gate (43).

4. The data communication system recited in Claim 3 characterized in that said transceiver (11) has first (38) and second (32) control terminals to which a receive control signal and a transmit control signal, respectively, may be applied, the output (37) of said logic means being directly connected to said first control terminal, said steering logic further comprising a second inverter (46) connected between said output (37) of said logic means and said second control terminal (38).

5. The data communication system recited in Claim 3 characterized in that said logic means further comprises pulse stretching means (48, 49) connected between an output of said OR gate and the output of said logic means for maintaining a control signal output for a predetermined time period after the termination of the application of baseband digital transmit signals to said baseband bus terminal.

6. The data communication system recited in Claim 5 characterized in that said pulse stretching means (48, 49) comprises:

a retriggerable one-shot (48) connected to the output of said OR gate; and

an AND gate (49) having a first input connected to the output of said OR gate and a second input connected to inverted output ($\bar{Q}$) of said retriggerable one-shot (48).

Patentansprüche

1. Datenübertragungssystem mit:
einer Steuerlogik (10) zum Zusammenschalten eines Sendeempfängers (11) mit einer Basisband-Datenleitung über einen Basisband-Datenleitungsanschluß (12), welchem digitale Basisband-Steuersignale (30) zuführbar sind und welchem digitale Basisband-Empfangssignale (36) von dem Sendeempfänger zuführbar sind, wobei der Sendeempfänger mit einer Breitband-Datenleitung zum Senden oder Empfangen von modulierten Trägerschwingungssignalen auf der Breitband-Datenleitung verbunden ist, und der Sendeempfänger Dateneingangs- und Datenausgangsanschlüsse (16 bzw. 18) zur Eingabe oder Ausgabe von digitalen Signalen im Basisband aufweist, dadurch gekennzeichnet,

daß der Sendeempfänger mindestens einen Steueranschluß ($\bar{T}/R$) zum Empfang eines Steuersignals aufweist, und der Sendeempfänger (11) auf das Steuersignal anspricht, um die Sende- oder Empfangsfunktionen des Empfängers zu aktivieren oder zu inaktivieren, und daß die Steuerlogik (10) folgendes enthält:

einen zwischen den Datenausgangsanschluß (18) des Sendeempfängers und den Basisband-Datenleitungsanschluß (12) geschalteten Puffer (41), und

eine Logikeinrichtung (42, 43, 44, 46) mit einem an den Basisband-Datenleitungsanschluß verbundenen ersten Eingang (50) und einem mit dem Datenausgangsanschluß des Sendeempfängers



gekoppelten zweiten Eingang (40) und einem mit dem mindestens einen Steueranschluß verbundenen Ausgang, wobei die Logikeinrichtung auf dem Basisband-Datenleitungsanschluß (12) zugeführte digitale Basisband-Sendesignale anspricht zum Erzeugen des Steuersignals, um die Sendefunktion zu aktivieren und die Empfangsfunktion des Sendeempfängers zu inaktivieren, und auf die digitalen Basisband-Empfangssignale (36) anspricht, um die Sendefunktion des Sendeempfängers zu inaktivieren, während die digitalen Basisband-Empfangssignale empfangen werden.

2. Datenübertragungssystem nach Anspruch 1, dadurch gekennzeichnet, daß der Puffer (41) ein Puffer mit offenem Kollektor ist, und daß eine direkte Verbindung zwischen den Daten am Anschluß (16) des Sendeempfängers und dem Basisband-Datenleitungsanschluß besteht.

3. Datenübertragungssystem nach Anspruch 1, dadurch gekennzeichnet, daß die Logikeinrichtung (42, 43, 44, 46) folgendes enthält:

ein ODER-Gatter (43) mit einem mit dem Basisband-Anschluß verbundenen ersten Eingang (1), und

einen zwischen den Datenausgangsanschluß (18) und einen zweiten Eingang (2) des ODER-Gatters (43) geschalteten Invertierer.

4. Datenübertragungssystem nach Anspruch 3, dadurch gekennzeichnet, daß der Sendeempfänger (11) einen ersten Steueranschluß (38) und einen zweiten Steueranschluß (32) aufweist, welchen ein Empfangssteuersignal bzw. ein Sendesteuersignal zuführbar sind, wobei der Ausgang (37) der Logikeinrichtung direkt mit dem ersten Steueranschluß verbunden ist, und daß die Steuerlogik weiterhin einen zwischen den Ausgang (37) der Logikeinrichtung und den zweiten Steueranschluß (38) geschalteten zweiten Invertierer (46) enthält.

5. Datenübertragungssystem nach Anspruch 3, dadurch gekennzeichnet, daß die Logikeinrichtung weiter eine zwischen einen Ausgang des ODER-Gatters und den Ausgang der Logikeinrichtung geschaltete Impulsdehneinrichtung (48, 49) enthält, um ein Steuerausgangssignal für eine vorgegebene Zeitdauer nach dem Ende der Zuführung von digitalen Basisband-Sendesignalen zu dem Basisband-Datenleitungsanschluß aufrechtzuerhalten.

6. Datenübertragungssystem nach Anspruch 5, dadurch gekennzeichnet, daß die Pulsdehneinrichtung (48, 49) folgendes enthält:

einen nachtriggerbaren Monovibrator (48), der an den Ausgang des ODER-Gatters angeschlossen ist, und

ein UND-Gatter (49) mit einem an den Ausgang des ODER-Gatters angeschlossenen ersten Eingang und einem an den invertierenden Ausgang (Q) des nachtriggerbaren Monovibrators (48) angeschlossenen zweiten Eingang.

Revendications

1. Système de communication de données comprenant:

une logique de commande (10) pour interconnecter un émetteur-récepteur (11) à un bus de bande de base via une borne (12) de bus de bande de base à laquelle des signaux (30) d'émission numérique sur bande de base peuvent être appliqués et à laquelle des signaux (36) de réception numérique sur bande de base de l'émetteur-récepteur peuvent être appliqués, l'émetteur-récepteur étant connecté à un bus de bande large pour transmettre ou recevoir des signaux d'onde porteuse modulée sur ledit bus de bande large, l'émetteur-récepteur ayant des bornes de données d'entrée (16) et de données de sortie (18) pour entrer ou sortir des signaux numériques à bande de base et caractérisé en ce que l'émetteur-récepteur a au moins une borne de commande ($\bar{T}/R$) pour recevoir un signal de commande, l'émetteur-récepteur (11) répondant au signal de commande pour valider ou invalider des fonctions d'émission ou de réception dudit récepteur, la logique de commande (10) comprenant:

un tampon (41) relié entre la borne de données de sortie (18) de l'émetteur-récepteur et la borne (12) du bus de bande de base; et

un moyen logique (42, 43, 44, 46) ayant une première entrée (50) reliée à la borne du bus de bande de base et une seconde entrée (40) couplée à la borne de données de sortie de l'émetteur-récepteur et une sortie reliée à au moins une borne de commande, le moyen logique répondant aux signaux d'émission numériques de bande de base appliqués à la borne (10) du bus de bande de base pour produire le signal de commande pour valider la fonction d'émission et pour désactiver la fonction de réception de l'émetteur-récepteur et répondre aux signaux (36) de réception numérique de bande de base pour désactiver la fonction d'émission de l'émetteur-récepteur tandis que les signaux de réception numériques de bande de base sont reçus.

2. Système de communication de données selon la revendication 1, caractérisé en ce que le tampon précité (41) est un tampon collecteur ouvert et en ce qu'une connexion directe existe entre la borne (16) de données d'entrée de l'émetteur-récepteur précité et la borne du bus de bande de base précitée.

3. Système de communication de données selon la revendication 1, caractérisé en ce que le moyen logique précité (42, 43, 44, 46) comprend:

une porte OU (43) ayant une entrée (1) reliée à la borne de bande de base précitée; et

un inverseur relié entre la borne (18) de données de sortie et une seconde entrée (2) de la porte OU (43).

4. Système de communication de données selon la revendication 3, caractérisé en ce que l'émetteur-récepteur précité (11) a des première (38) et seconde (32) bornes de contrôle auxquelles peuvent être appliqués respectivement un signal de contrôle de réception et un signal de contrôle d'émission, la sortie (37) du moyen logique précité étant directement reliée à la première borne de contrôle, la logique de commande précitée comprenant de plus un second inverseur



(46) relié entre la sortie (37) du moyen logique et la seconde borne de contrôle 3).

5. Système de communication de données selon la revendication 3, caractérisé en ce que le moyen logique précité comprend de plus un moyen d'élargissement d'impulsion (48, 49) relié entre une sortie de la porte OU précitée et la sortie du moyen logique pour maintenir un signal de commande émis pendant une période de temps prédéterminée après la fin de l'application des signaux d'émission numériques de bande de

base à la borne précitée du bus de bande de base.

6. Système de communication de données selon la revendication 5, caractérisé en ce que le moyen précité d'élargissement d'impulsion (48, 49) comprend:

un monostable redéclenchable (48) relié à la sortie de la porte OU précitée;

une porte ET (49) ayant une première entrée reliée à la sortie de la porte OU et une seconde entrée reliée à la sortie inversée ($\bar{Q}$) dudit monostable redéclenchable (48).

15

20

25

30

35

40

45

50

55

60

65

8

