

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property
Organization
International Bureau

(43) International Publication Date
04 July 2019 (04.07.2019)



(10) International Publication Number
WO 2019/129704 A1

(51) International Patent Classification:
H04L 29/06 (2006.01) *H04L 9/08* (2006.01)
H04L 12/823 (2013.01)

(21) International Application Number:
PCT/EP2018/086570

(22) International Filing Date:
21 December 2018 (21.12.2018)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
17211231.0 29 December 2017 (29.12.2017) EP

(71) Applicant: **NAGRAVISION S.A.** [CH/CH]; Route de
Genève 22-24, 1033 Cheseaux-sur-Lausanne (CH).

(72) Inventors: **GREMAUD, Fabien**; C/O NAGRAVISION
SA, 22-24 Route de Geneve, 1033 Cheseaux-sur-Lausanne
(CH). **WYSEUR, Brecht**; C/O NAGRAVISION SA, 22-24
Route de Geneve, 1033 Cheseaux-sur-Lausanne (CH).

(74) Agent: **IPSIDE**; 6, Impasse Michel Labrousse, 31100
Toulouse (FR).

(81) Designated States (*unless otherwise indicated, for every
kind of national protection available*): AE, AG, AL, AM,
AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ,
CA, CH, CL, CN, CO, CR, CU, CZ, DE, DJ, DK, DM, DO,
DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN,
HR, HU, ID, IL, IN, IR, IS, JO, JP, KE, KG, KH, KN, KP,
KR, KW, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME,
MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ,
OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA,

(54) Title: INTEGRATED CIRCUIT




Fig. 2

(57) **Abstract:** In overview, an integrated circuit in accordance with the disclosure comprises first and second network interface processors which are separate processors and which are connected by a first unidirectional interconnect. The first unidirectional interconnect allows data transfer from the first network interface processor to the second network interface processor, while preventing data transfer in the reverse direction. The first network interface processor is for communication with a first network which may be a secure network and the second network interface processor is for communication with second network which may be a public network, for example an insecure public network. In this way, the processing of data received from each of the first and second networks is performed by separate processors and data can only be sent from the first network to the second network, thereby protecting the first network from the second network.

[Continued on next page]

WO 2019/129704 A1

SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN,
TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(84) Designated States (*unless otherwise indicated, for every kind of regional protection available*): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG).

Published:

— with international search report (Art. 21(3))