




INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification ⁶ : H03K 3/01, H03L 5/00	A1	(11) International Publication Number: WO 99/43086 (43) International Publication Date: 26 August 1999 (26.08.99)
(21) International Application Number: PCT/US99/02044 (22) International Filing Date: 28 January 1999 (28.01.99) (30) Priority Data: 09/028,194 23 February 1998 (23.02.98) US (71) Applicant (for all designated States except US): INTEL CORPORATION [US/US]; 2200 Mission College Boulevard, Santa Clara, CA 95052 (US). (72) Inventor; and (75) Inventor/Applicant (for US only): TAHERI, Babak, A. [US/US]; 750 Gonzalez Drive #12C, San Francisco, CA 94132 (US). (74) Agents: TAYLOR, Edwin, H. et al.; Blakely, Sokoloff, Taylor & Zafman LLP, 7th floor, 12400 Wilshire Boulevard, Los Angeles, CA 90025 (US).		(81) Designated States: AL, AM, AT, AT (Utility model), AU (Petty patent), AZ, BA, BB, BG, BR, BY, CA, CH, CN, CU, CZ, CZ (Utility model), DE, DE (Utility model), DK, DK (Utility model), EE, EE (Utility model), ES, FI, FI (Utility model), GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SK (Utility model), SL, TJ, TM, TR, TT, UA, UG, US, UZ, VN, YU, ZW, ARIPO patent (GH, GM, KE, LS, MW, SD, SZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG). Published <i>With international search report.</i>

(54) Title: DYNAMIC BIAS CIRCUITRY UTILIZING EARLY VOLTAGE CLAMP AND TRANSLINEAR TECHNIQUES

**(57) Abstract**

A system utilizes a dynamic feedback bias circuit (115) and includes a first bus agent and a second bus agent. The second bus agent has a core (120) which operates at a core operating voltage. An input device is biased by the dynamic feedback bias circuit.