

**DENSE ARRAYS AND CHARGE STORAGE DEVICES,
AND METHODS FOR MAKING SAME**

5 This application is a continuation-in-part of U.S. Application Serial
Number 09/801,233, filed on March 6, 2001, which is a continuation-in-part
of U.S. Application Serial Number 09/745,125, filed on December 22, 2000,
both of which are incorporated by reference in their entirety. This application
is also a continuation-in-part of U.S. Application Serial Number 09/639,579
10 filed on August 14, 2000, which is incorporated by reference in its entirety.
This application is also a continuation-in-part of U.S. Application Serial
Number 09/639,702 filed on August 14, 2000, which is incorporated by
reference in its entirety. This application is also a continuation-in-part of U.S.
Application Serial Number 09/639,749 filed on August 14, 2000, which is
15 incorporated by reference in its entirety. This application also claims benefit
of priority of provisional application 60/279,855 filed on March 28, 2001,
which is incorporated by reference in its entirety.

BACKGROUND OF THE INVENTION

1. FIELD OF THE INVENTION

20 The present invention relates to semiconductor devices in general and
to a three dimensional TFT array in particular.

2. DISCUSSION OF RELATED ART

As integrated circuits and computers have become powerful, new
applications have arisen that require the ability to store large amounts of
25 data. Certain applications require a memory with the ability to write and
erase data and the ability to store data in a nonvolatile manner. There are
many applications which can be enabled by bringing the price per megabyte
of semiconductor memory down well below a dollar (US) per megabyte so
that it becomes price competitive with, for example: (1) chemical film for the
30 storage of photographic images; (2) Compact Disks (CDs) for the storage of
music and textual data for distribution; (3) Digital Versatile Disks (DVDs) for
the storage of video and multi-media materials for distribution; and (4) Video

Tape and Digital Audio and Video Tape for the storage of consumer audio and video recordings. Such memories should be archival and non-volatile in that they should be able to withstand being removed from equipment and all sources of power for a period of up to about 10 years with no significant degradation of the information stored in them. Such a requirement approximates the typical longevity for CDs, DVDs, magnetic tape and most forms of photographic film.

Presently, such memories are formed with electrically erasable nonvolatile memories such as flash memories and EEPROMs. Unfortunately, these devices are typically fabricated in a single crystalline silicon substrate and therefore are limited to two-dimensional arrays of storage devices, thereby limiting the amount of data that can be stored to the number of devices that can be fabricated in a single plane of silicon.

It has also been known to fabricate nonvolatile memories that employed trapped charge in a dielectric layer. Typically, electrons are trapped in a layer of silicon nitride by, for instance, tunneling a current through the nitride layer. The silicon nitride is formed between a gate insulated from the channel of a field-effect transistor. The trapped charge shifts the threshold voltage of the transistor and thus, the threshold voltage is sensed to determine whether or not charge is trapped in the nitride layer. See U.S. Patent 5,768,192 for an example of such memories.

U.S. Patent No. 5,768,192, issued to B. Eitan, and the technical article entitled "NROM: A Novel Localized Trapping, 2-Bit Nonvolatile Memory Cell" by B. Eitan et al. in *IEEE Electron Device Letters*, vol. 21, No. 11, Nov. 2000, pp. 543-545 teach a nonvolatile semiconductor memory cell which uses asymmetrical charge trapping in the nitride charge storage layer of the Oxide-Nitride-Oxide (ONO) stack to store two bits in one cell. The cell is written by hot electron injection into the charge storage layer above the drain junction. The cell is read in the opposite direction to which it was written, i.e., voltages are applied to the source and gate, with the drain grounded. The memory cell is constructed in a p-type silicon substrate. However, this silicon-oxide-nitride-oxide-silicon (SONOS) 1T1C memory is arranged in an NOR Virtual Ground Array with a cell area of $2.5F^2$ per bit, where F is the minimum feature size. This cell area is larger than desirable, and leads to a less than optimum cell density.

Prior art negative-resistance devices are also known. These devices were discovered around 1972 and are described in Thin-MIS-Structure Si Negative-Resistance Diode, *Applied Physics Letters*, Volume 20, No. 8, beginning on page 269, 15 April 1972. The device described in the article is a junction diode, such as diode 5510 of Figure 96 and a thin oxide region disposed on the n-type region of the diode, such as the oxide region 5511 of Figure 96. The device provides a switching phenomenon exhibiting a negative-resistance region as shown in Figure 97. Note as the potential on the diode is increased in the diode's forward direction, little conduction occurs until the voltage first reaches the voltage shown as point 5512 at which point the device exhibits a negative-resistance. From there the device exhibits a somewhat diode-like characteristic as shown by the segment 5513 in Figure 97. This switching characteristic is used to fabricate static memory cells (flip-flops) such as shown in U.S. patents 5,535,156 and 6,015,738. Additionally, the basic operation of this device is described in Sze's, The Physics of Semiconductor Devices, (2nd edition, Chapter 9.5, pp. 549-553), although this explanation may contain an error in its discussion in polarity.

The device of Figure 96 comprises a PN junction diode and a thin oxide region. When the diode is forward biased, initially very little current flows because the diode junction voltage is a fraction of the applied voltage, with the balance of the voltage drop across the n- region and oxide region. Holes injected into the n- region from the p region are sufficiently low in number that the tunneling current through the oxide (despite the unfavorable barrier to the hole flow) allows the n- region to remain an n-type region. Similarly, any holes generated within the depletion region are able to pass through the thin oxide while any generated electrons are swept across to the p region and out of the anode contact.

As the applied forward voltage increases, the n- region begins to deplete at the interface with the oxide just as in a normal MOSFET as the threshold voltage is approached. At a high enough voltage, this depletion region extends all the way to the junction to produce punch-through, resulting in a significant injection of holes from the p region into the n- layer. The holes cannot flow well through the oxide and consequently build up near the surface. This causes the n-region to invert more strongly near the oxide interface, and increasing the voltage drop across the oxide, recalling that $V = Q/C$. The electron tunneling current through the oxide rises by a super-

exponential factor, increasing the forward bias across the diode and the current. At the same time holes flood the n- region, raising its conductivity and reducing its voltage drop. Since the voltage across the diode is relatively small (and changes little, even for large changes in current) a large reduction
5 in the n- voltage drop reduces the voltage across the entire structure dramatically (assuming a suitable series resistance in the circuit to avoid device rupture). Thus, the regenerative action of the foregoing description causes a rapid increase in current, accompanied by a rapid decrease in voltage. It is this negative-resistance region that has been exploited to make
10 the SRAM cells described in the above referenced patents.

At higher current levels, the device behaves essentially as an ordinary forward biased diode as most of the voltage is ultimately dropped across the PN junction. Overall, the V-I characteristics of the structure are shown in Figure 97 with the slope of the segment 5513 being determined in
15 large part by the series resistance coupled to the structure of Figure 96.

When reverse biased, the diode is in its blocking state and the only current that flows through the oxide is electron leakage current. The reverse junction voltage is a fraction of the applied voltage because some is dropped across the oxide region. It should be noted that electrons carry current
20 through the oxide region in both reverse bias and in a strong forward bias.

Another type of prior art memory device is disclosed in the technical article entitled "A Novel Cell Structure for Giga-bit EPROMs and Flash Memories Using Polysilicon Thin Film Transistors" by S. Koyama in 1992
25 *Symposium on VLSI Technology Digest of Technical Papers*, pp. 44-45. As shown in Figure 98, each memory cell is a "self-aligned" floating gate cell and contains a polycrystalline silicon thin film transistor electrically erasable programmable read only memory (TFT EEPROM) over an insulating layer. In this device, the bit lines extend in the direction parallel to the source-channel-drain direction (i.e., the bit lines extend parallel to the charge carrier flow
30 direction). The word lines extend in the direction perpendicular to the source-channel-drain direction (i.e., the word lines extend perpendicular to the charge carrier flow direction). The TFT EEPROMs do not contain a separate control gate. Instead, the word line acts as a control gate in regions where it overlies the floating gates.

The layout of Koyama requires two polycide contact pads to be formed to contact the source and drain regions of each TFT. The bit lines are formed above the word lines and contact the contact pads through contact vias in an interlayer insulating layer which separates the bit lines from the word lines. Therefore, each cell in this layout is not fully self-aligned, because the contact pads and the contact vias are each patterned using a non-self aligned photolithography step. Therefore, each memory cell has an area that is larger than desirable, and leads to a less than optimum cell density. The memory cell of Koyama is also complex to fabricate because it requires the formation of contact pads and bit line contact vias. Furthermore, the manufacturability of the device of Koyama is less than optimum because both bit lines and word lines have a non-planar top surface due to the non-planar underlying topography. This may lead to open circuits in the bit and word lines.

The Virtual Ground Array approach to crystalline silicon non-volatile memories has also been known for some time and is an elegant way of aggressively reducing memory cell size. Turning now to Figure 99, the basic approach utilizes a cross point array 5610 of bitlines in buried n+ diffusion 5612 within a single crystalline silicon p-type substrate 5614 and wordlines formed of polysilicon rails 5616 disposed over the substrate 5614. A transistor is formed from adjacent bitlines 5612 and a p-type channel region 5618 disposed between the adjacent bitlines 5612. A layer of gate oxide 5620 insulates the floating gates 5622, which lie above the channels 5618 and are formed of, for example, polysilicon. An upper dielectric layer 5624 insulates the floating gates 5622 from polysilicon wordlines (WLs) 5616.

"Virtual Ground" refers to the fact that there is no dedicated ground line in the array. Whenever a cell is chosen for read or program, a pair of buried n+ bitlines (BLs) is the source and drain with the source grounded. For example, to select the cell 5624 outlined in Figure 100, BL(k) and BL(k+1) would be selected as the source and drain (or vice versa) and WL(j) would be selected as the control gate of the device. In one approach, all of the bit lines to the left of BL(k) as shown in Figure 100 would be held at the same potential as BL(k) and all of the bit lines to the right of BL(k+1) would be held at the same potential as BL(k+1) so that source-drain current would only flow (for read and programming) in the selected cell (all other WLs being grounded).

in all of these approaches, the charge storage medium is a conducting floating gate made of doped polysilicon. By hot electron injection programming (the method of choice in all classic EPROM (erasable programmable read only memory) and single transistor Flash memory cells), electrons are injected onto the floating gate thus changing the threshold voltage of the inherent MOS transistor.

The above discussed SONOS (polysilicon-blocking oxide-nitride-tunnel oxide-silicon) charge trapping approach has reemerged as a viable candidate for non-volatile MTP memories arranged in a virtual ground array structure 5626, as shown in Figure 101. The array includes n+ buried bitlines 5612 disposed in a single crystalline silicon substrate 5614. An ONO (oxide-nitride-oxide) dielectric stack 5628 insulates bitlines 5612 from polysilicon wordline 5630. The hot electrons are injected into the ONO dielectric stack 5628 near the drain edge during programming where charge is trapped in the nitride layer. Two bits can be stored per memory cell utilizing this approach because hot electrons are injected into the ONO dielectric stack at the programming drain edge. Since the nitride charge storage medium does not laterally conduct, the charge stays where it was injected. Trapped charge near the source of a transistor has a large effect on the transistor's threshold voltage while trapped charge near the drain has little effect on threshold voltage. Accordingly, individual charge zones on either side of the ONO layer may be written and read by simply reversing the drain and source connections for the cell. When the cell is programmed, charge is injected at the zone closest to the drain. If source and drain are reversed for the same cell, another charge may be injected into the same cell but at the "other" drain. Both sides can also be read, thus two bits per cell may be stored and retrieved.

The above described prior art devices are relatively expensive because their density is not optimized.

SUMMARY OF THE INVENTION

According to one preferred embodiment of the present invention, a semiconductor device comprises a monolithic three dimensional array of charge storage devices comprising a plurality of device levels, wherein at

least one surface between two successive device levels is planarized by chemical mechanical polishing.

In another preferred embodiment of the present invention, a monolithic three dimensional array of charge storage devices is formed in an amorphous or polycrystalline semiconductor layer over a monocrystalline semiconductor substrate, and driver circuitry is formed in the substrate at least in part under the array, within the array or above the array.

Another preferred embodiment of the present invention provides a memory device comprising a first input/output conductor formed above or on a first plane of a substrate. The memory device also includes a second input/output conductor. A semiconductor region is located between the first input/output conductor and the second input/output conductor at an intersection of their projections. The memory device includes a charge storage medium wherein charge stored in the charge storage medium affects the amount of current that flows between the first input/output conductor and the second input/output conductor.

Another preferred embodiment of the present invention provides a nonvolatile read-write memory cell having an N doped region, a P doped region, and a storage element disposed between the two.

Another preferred embodiment of the present invention provides a method for operating a memory cell. The method comprises the steps of trapping charge in a region to program the cell, and passing current through the region when reading data from the cell.

Another preferred embodiment of the present invention provides an array of memory cells, said array having a plurality of memory cells each comprising at least one semiconductor region and a storage means for trapping charge. The array also has control means for controlling the flow of current through the semiconductor region and the storage means of the cells.

Another preferred embodiment of the present invention provides a nonvolatile stackable pillar memory device and its method of fabrication. The memory device includes a substrate having a first plane. A first contact is formed on or above the plane of a substrate. A body is formed on the first contact. A second contact is formed on the body wherein the second

contact is at least partially aligned over the first contact. A control gate is formed adjacent to the charge storage medium. A read current flows between the first contact and the second contact in a direction perpendicular to the plane of the substrate.

5 Another preferred embodiment of the present invention provides a field effect transistor, comprising a source, a drain, a channel, a gate, at least one insulating layer between the gate and the channel, and a gate line which extends substantially parallel to a source-channel-drain direction and which contacts the gate and is self aligned to the gate.

10 Another preferred embodiment of the present invention provides a three dimensional nonvolatile memory array, comprising a plurality of vertically separated device levels, each level comprising an array of TFT EEPROMs, each TFT EEPROM comprising a channel, source and drain regions, and a charge storage region adjacent to the channel, a plurality of bit
15 line columns in each device level, each bit line contacting the source or the drain regions of the TFT EEPROMs, a plurality of word line rows in each device level, and at least one interlayer insulating layer located between the device levels.

Another preferred embodiment of the present invention provides an
20 EEPROM comprising a channel, a source, a drain, a tunneling dielectric located above the channel, a floating gate located above the tunneling dielectric, sidewall spacers located adjacent to the floating gate sidewalls, a word line located above the floating gate, and a control gate dielectric located
25 located above the sidewall spacers.

Another preferred embodiment of the present invention provides an array of nonvolatile memory cells, wherein each memory cell comprises a semiconductor device and each memory cell size per bit is about $(2F^2)/N$, where F is a minimum feature size and N is a number of device layers in the
30 third dimension, and where $N > 1$. Another preferred embodiment of the present invention provides a method of making an EEPROM, comprising providing a semiconductor active area, forming a charge storage region over the active area, forming a conductive gate layer over the charge storage region and patterning the gate layer to form a control gate overlying the

charge storage region. The method also comprises doping the active area using the control gate as a mask to form source and drain regions in the active area, forming a first insulating layer above and adjacent to the control gate, exposing a top portion of the control gate without photolithographic masking, and forming a word line contacting the exposed top portion of the control gate, such that the word line is self aligned to the control gate.

Another preferred embodiment of the present invention provides a method of making an EEPROM, comprising providing a semiconductor active area, forming a tunnel dielectric layer over the active area, forming a conductive gate layer over the tunnel dielectric layer, patterning the gate layer to form a floating gate overlying the tunnel dielectric layer and doping the active area using the floating gate as a mask to form source and drain regions in the active area. The method also comprises forming sidewall spacers adjacent to the floating gate sidewalls, forming a first insulating layer above and adjacent to the sidewall spacers and above the source and drain regions, forming a control gate dielectric layer over the floating gate, and forming a word line over the control gate dielectric and over the first insulating layer.

Another preferred embodiment of the present invention provides a method of forming a nonvolatile memory array, comprising forming a semiconductor active layer, forming a first insulating layer over the active layer, forming a plurality of gate electrodes over the first insulating layer and doping the active layer using the gate electrodes as a mask to form a plurality of source and drain regions in the active layer, and a plurality of bit lines extending substantially perpendicular to a source-drain direction. The method also comprises forming a second insulating layer above and adjacent to the gate electrodes and above the source regions, drain regions and the bit lines, planarizing the second insulating layer, and forming a plurality of word lines over the second insulating layer extending substantially parallel to the source-drain direction.

Another preferred embodiment of the present invention provides a method of making an EEPROM array, comprising providing a semiconductor active area, forming a plurality of dummy blocks above the active area, doping the active area using the dummy blocks as a mask to form source and drain regions in the active area, forming an intergate insulating layer above

and between the dummy blocks, planarizing the intergate insulating layer to expose top portions of the dummy blocks, selectively removing the dummy blocks from between portions of the planarized intergate insulating layer to form a plurality of vias between the portions of the intergate insulating layer, forming charge storage regions over the active area in the plurality of vias, forming a conductive gate layer over the charge storage regions, and patterning the conductive gate layer to form a control gate overlying the charge storage region.

Another preferred embodiment of the present invention provides a method of forming a TFT EEPROM, comprising forming a TFT EEPROM comprising an amorphous silicon or a polysilicon active layer, a charge storage region and a control gate, providing a crystallization catalyst in contact with the active layer, and heating the active layer after the step of providing the catalyst to recrystallize the active layer using the catalyst.

Another preferred embodiment of the present invention provides a two- or three-dimensional memory array constructed of thin film transistors disposed above the substrate. Spaced-apart conductors disposed in a first direction form contacts with memory cells formed in rail stacks disposed in a second direction different from the first direction. A local charge trapping medium receives and stores hot electrons injected by thin film transistors formed at the intersections of the spaced-apart conductors and the rail stacks. The local charge trapping medium may be used to store charge adjacent to a transistor drain and by reversing the drain and source lines, two bits per memory cell may be stored, if desired. A programming method insures that stored memory will not be inadvertently disturbed.

Another preferred embodiment of the present invention provides a non-volatile thin film transistor (TFT) memory device that is constructed above a substrate. It employs a source, drain and channel formed of transition metal crystallized silicon. A local charge storage film is disposed vertically adjacent to the channel and stores injected charge. A two- or three-dimensional array of such devices may be constructed above the substrate. Spaced-apart conductors disposed in a first direction form contacts with memory cells formed in rail stacks disposed in a second direction different from the first direction. The local charge storage film receives and stores charge injected by TFTs formed at the intersections of

the spaced-apart conductors and the rail stacks. The local charge storage film may be used to store charge adjacent to a transistor drain and by reversing the drain and source lines, two bits per memory cell may be stored, if desired. A programming method insures that stored memory will not be
5 inadvertently disturbed.

Another preferred embodiment of the present invention provides a flash memory array disposed above a substrate, the array comprising a first plurality of spaced-apart conductive bit lines disposed at a first height above the substrate in a first direction, and a second plurality of spaced-apart rail-
10 stacks disposed at a second height in a second direction different from the first direction, each rail-stack including a plurality of semiconductor islands whose first surface is in contact with said first plurality of spaced-apart conductive bit lines, a conductive word line, and charge storage regions disposed between a second surface of the semiconductor islands and the
15 word line.

Another preferred embodiment of the present invention provides a TFT CMOS device, comprising a gate electrode, a first insulating layer adjacent to a first side of the gate electrode, a first semiconductor layer having a first conductivity type disposed on a side of the first insulating layer opposite to
20 the gate electrode, a first source and drain regions of a second conductivity type disposed in the first semiconductor layer, first source and drain electrodes in contact with the first source and drain regions and disposed on a side of the first semiconductor layer opposite to the first insulating layer. The TFT CMOS device further comprises a second insulating layer adjacent to
25 a second side of the gate electrode, a second semiconductor layer having a second conductivity type disposed on a side of the second insulating layer opposite to the gate electrode, second source and drain regions of a first conductivity type disposed in the second semiconductor layer, and second source and drain electrodes in contact with the second source and drain
30 regions and disposed on a side of the second semiconductor layer opposite to the second insulating layer.

Another preferred embodiment of the present invention provides a circuit comprising a plurality of charge storage devices and a plurality of antifuse devices.

Another preferred embodiment of the present invention provides a semiconductor device comprising a semiconductor active region, a charge storage region adjacent to the semiconductor active region, a first electrode, and a second electrode. Charge is stored in the charge storage region when a first programming voltage is applied between the first and the second electrodes, and a conductive link is formed through the charge storage region to form a conductive path between the first and the second electrodes when a second programming voltage higher than the first voltage is applied between the first and the second electrodes.

BRIEF DESCRIPTION OF THE DRAWINGS

Figure 1A is an illustration of a pillar memory in accordance with an embodiment of the present invention.

Figure 1B is an illustration of an overhead view of a pillar memory in accordance with an embodiment of the present invention having a single charge storage medium and single control gate surrounding a pillar.

Figure 1C is an illustration of an overhead view showing a pillar memory in accordance with an embodiment of the present invention having multiple charge storage mediums and multiple control gates.

Figure 2 is an illustration of the pillar memory in accordance with an embodiment of the present invention.

Figures 3A-3D illustrate an ultra thin channel pillar memory device in accordance with an embodiment of the present invention and its method of fabrication.

Figure 4 is an illustration of a pillar memory of an embodiment of the present invention having Schottky contacts.

Figure 5 is an illustration of a gated diode pillar memory in accordance with an embodiment of the present invention.

Figure 6 is an illustration of a pillar memory in accordance with an embodiment of the present invention having a nanocrystal floating gate.

Figure 7 is an illustration of a pillar memory of an embodiment of the present invention having a charge trapping dielectric.

Figures 8A and 8B illustrate a method of forming a pillar utilizing an explicit pillar formation process.

5 **Figures 9A and 9B** illustrate a method of forming a pillar utilizing an intersection etch technique.

Figures 10A-10E illustrate a method of forming a pillar memory device in accordance with an embodiment of the present invention utilizing a "spacer etch" technique.

10 **Figures 11A-11C** illustrate a method of forming a common control gate between adjacent pillar memories as well as showing the isolation of control gates between adjacent pillars.

Figures 12A and 12B illustrate a method of forming a common continuous film control gate between two or more levels of pillar memories.

15 **Figures 13 to Figure 28** illustrate a method of fabricating multiple levels of pillar memories in accordance with an embodiment of the present invention.

Figure 29A is a representation of a memory cell of an embodiment of the present invention.

20 **Figure 29B** is a graph illustrating the characteristics of the cell of Figure 29A.

Figure 30 is a cross-sectional elevation view of a two terminal cell built in accordance with an embodiment of the present invention.

25 **Figure 31** is a cross-sectional elevation view of a three terminal cell built in accordance with an embodiment of the present invention.

Figure 32 is a cross-sectional elevation view of a three-dimensional memory array employing rail stacks built in accordance with an embodiment of the present invention.

Figure 33 is a perspective view of a cell formed as a pillar above a substrate in accordance with an embodiment of the present invention.

Figure 34 is another embodiment of a cell formed as a pillar.

5 **Figures 35 and 36** are schematics of a three dimensional array of devices.

Figure 37 is a side cross-sectional view of a wafer after ONO dielectric, first gate electrode, protective oxide and blocking nitride layers have been deposited in a method according to an embodiment of the present invention.

10 **Figure 38** is a side cross-sectional view of a memory array after bit line patterning and source/drain implantation. The cross-section is perpendicular to the bit lines.

Figure 39 is a side cross-sectional view of the array after salicide process. The cross-section is perpendicular to the bit lines.

15 **Figure 40** is a side cross-sectional view of the array after the oxide fill and planarization. The cross-section is perpendicular to the bit lines.

Figure 41 is a side cross-sectional view of the array after the blocking layer is removed. The cross section is perpendicular to the bit lines.

20 **Figure 42** is a side cross-sectional view of the array during word line formation. The cross-section is perpendicular to the bit lines.

Figure 43 is a side cross-sectional view of the array after word line formation along line A-A in **Figure 42**. The cross-section is perpendicular to the word lines and passes through a bit line.

25 **Figure 44** is a side cross-sectional view of the array after word line formation along line B-B in **Figure 42**. The cross-section is perpendicular to the word lines and passes through a transistor channel.

Figure 45 is a side cross-sectional view of the array of the second preferred embodiment after the oxide fill and planarization. The cross-section is perpendicular to the bit lines.

Figure 46 is a side cross-sectional view of the array of the second preferred embodiment after word line formation. The cross-section is perpendicular to the bit lines.

5 Figure 47 is a side cross-sectional view of the array of a preferred embodiment after word line formation. The cross-section is perpendicular to the bit lines.

Figures 48A-C and 49A-C illustrate alternative methods of making a TFT of the array of a preferred embodiment.

10 Figures 50 and 51 are side cross-sectional views of the array of two preferred aspects of a preferred embodiment after word line formation. The cross-section is perpendicular to the bit lines.

Figure 52 is a three dimensional view of a three dimensional array of a preferred embodiment.

15 Figure 53 is a side cross-sectional view of a word line contact conductor and bit line contact conductor at the same level. Openings are made for the next level contacts.

Figure 54 is a side cross-section view of a word line contact conductor in level $N+1$ and word line and bit line contact conductors in level N . Landing pads are made in level $N+1$ conductor for the next level contacts.

20 Figures 55-61 are side cross-sectional views of a method of making the array of a preferred embodiment. The cross-section is perpendicular to the bit lines.

Figure 62 is a top view of the array of a preferred embodiment of the present invention after forming crystallization windows.

25 Figures 63 and 64 are side cross-sectional views along lines A-A and B-B, respectively, in Figure 62. The cross-section is perpendicular to the bit lines in Figure 63 and parallel to the bit lines in Figure 64.

Figure 65 is a top view of the array of a preferred embodiment after the crystallization of the active layer.

Figure 66 is a drawing showing a front perspective view of a two-dimensional memory array in accordance with a specific embodiment of the present invention.

Figure 67 is a drawing showing an elevational cross sectional view of a two-dimensional memory array in accordance with a specific embodiment of the present invention.

Figure 68 is a drawing showing a top plan view of a memory array in accordance with a specific embodiment of the present invention.

Figure 69 is a drawing showing an elevational cross sectional view of a three-dimensional memory array in accordance with a specific embodiment of the present invention.

Figure 70 is a drawing showing an elevational cross sectional view of a two-dimensional memory array in accordance with a specific embodiment of the present invention.

Figure 71 is a drawing showing an elevational cross sectional view of a three-dimensional memory array in accordance with a specific embodiment of the present invention.

Figure 72 is a drawing showing an elevational cross sectional view of a memory array in accordance with a specific embodiment of the present invention.

Figure 73 is a drawing showing an elevational cross sectional view of a three-dimensional memory array in accordance with a specific embodiment of the present invention.

Figures 74 and 75 are drawings illustrating methods for programming memory cells in accordance with a specific embodiment of the present invention.

Figure 76 is a drawing illustrating a method of fabrication of memory cells in accordance with a specific embodiment of the present invention.

Figure 77 is a cross sectional drawing illustrating a SONOS on a dielectric stack.

Figure 78 is a cross-sectional drawing illustrating a nanocrystalline charge storage medium.

Figure 79 is a cross-sectional drawing of a bitline of doped polysilicon having a refractory metal silicide formed therein to improve lateral conductivity.

Figure 80 is a cross-sectional drawing of a substrate in accordance with a specific embodiment of the present invention.

Figures 81A-81H illustrate steps in the fabrication of a memory array in accordance with a specific embodiment of the present invention.

Figures 82A-82I illustrate steps in the fabrication of a memory array in accordance with a specific embodiment of the present invention.

Figures 83-85 illustrate flash memory arrays according to a preferred embodiment of the present invention.

Figures 86A-86J illustrate methods of making the arrays of Figures 83-85.

Figure 87 illustrates a CMOS array according to a preferred embodiment of the present invention.

Figures 88A-D illustrate a method of making the CMOS array of Figure 87.

Figures 89-92 illustrate logic and memory circuits using the CMOS array of Figure 87.

Figure 93 is a process flow diagram illustrating a process for fabricating a crystallized amorphous silicon layer for use in a non-volatile TFT memory device in accordance with a specific embodiment of the present invention.

Figures 94A-94H are vertical cross-sectional drawings illustrating steps in the process of Figure 93.

Figure 95 is a top plan view of a portion of a silicon wafer after processing in accordance with the process of Figure 93.

Figures 96-101 are illustrations of prior art devices.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

5 The present inventors have realized that the cost of memory and logic devices would be decreased if the device density was increased. Thus, the present inventors have provided an ultra dense matrix array of charge storage semiconductor devices which has an increased density and a lower cost.

10 One method of improving device density is to arrange the devices in a monolithic three dimensional array of charge storage devices comprising a plurality of device levels. The term "monolithic" means that layers of each level of the array were directly deposited on the layers of each underlying level of the array. In contrast, two dimensional arrays may be formed separately and then packaged together to form a non-monolithic memory device.

15 In order to form such a three dimensional array, especially an array having four or more layers, at least one surface between two successive device levels is planarized by chemical mechanical polishing (CMP). In contrast to other planarization methods, such as etch back, chemical mechanical polishing allows a sufficient degree of planarization to stack
20 multiple device levels of a commercially feasible device on top of each other. The inventors have found that chemical mechanical polishing typically achieves flatness on the order of 4000 Angstroms or less within a stepper field (i.e., a peak to peak roughness value of 4000 Angstroms or less in an area on the order of 10 to 50 mm) in three-dimensional memory arrays, even
25 after 4 to 8 layers of the array have been formed. Preferably, the peak to peak roughness of a layer in the array polished by CMP is 3000 Angstroms or less, such as 500 to 1000 Angstroms, within a stepper field. In contrast, etch back alone typically does not afford sufficient flatness to achieve a commercially suitable three-dimensional memory or logic monolithic array.

30 For example, the term "at least one surface between two successive device levels is planarized by chemical mechanical polishing" includes surfaces formed in the bottom and intermediate device layers, as well as surfaces of the interlayer insulating layers that are disposed in between the

device layers. Thus, the surfaces of conductive and/or insulating layers in each intermediate and bottom device level of the array are planarized by chemical mechanical polishing. Thus, if the array includes at least four device levels, then at least three device levels should have at least one surface that is planarized by chemical mechanical polishing. The surfaces of the conductive and/or insulating layers in the top device level may also be planarized by chemical mechanical polishing.

Another method of improving device density is to vertically integrate the driver or peripheral circuits with the memory or logic array. In the prior art, the peripheral circuits were formed in the periphery of the monocrystalline silicon substrate, while the memory or logic array was formed in the other portions of the substrate, adjacent to the peripheral circuits. Thus, the peripheral circuits occupied valuable substrate space in the prior art devices. In contrast, a preferred embodiment of the present invention provides a monolithic three dimensional array of charge storage devices formed in an amorphous or polycrystalline semiconductor layer over a monocrystalline semiconductor substrate, while at least part, and preferably all, the driver (i.e., peripheral) circuitry is formed in the substrate under the array, within the array or above the array. Preferably, the driver circuitry comprises at least one of sense amps and charge pumps formed wholly or partially under the array in the substrate.

Figure 35 schematically illustrates an array of charge storage logic or memory devices 3101 formed above an interlayer insulating layer 3102 disposed above a monocrystalline substrate 3105. The array of charge storage logic or memory devices 3101 are thus arranged as a three dimensional monolithic array thin film transistors or diodes in amorphous or polysilicon layers. The array 3101 has a plurality of device levels 3104, preferably separated by interlayer insulating layers. The driver circuits 3103, such as sense amps and charge pumps, are disposed in the monocrystalline substrate 3105, as CMOS or other transistors. Figure 36 schematically illustrates an array of charge storage logic or memory devices 3101 formed above a monocrystalline substrate 3105 as thin film transistors or diodes in amorphous or polysilicon layers. The driver circuits 3103, such as sense amps and charge pumps; are formed within the array 3101 and/or above the array 3101.

Another method of improving device density is self-alignment and using the same photolithography step to pattern different layers. The device cell area is enlarged by misalignment tolerances that are put into place to guarantee complete overlap between features on different layers. Thus, the present inventors have developed a fully or partially aligned memory cell structure that does not require misalignment tolerances or that requires a reduced number of misalignment tolerances. In such a cell structure, certain device features may be self aligned to other device features, and do not require a photolithography step for patterning. Alternatively, plural layers may be etched using the same photoresist mask or a lower device layer may be etched using a patterned upper device layer as a mask. Particular examples of aligned memory cells will be discussed in more detail below.

The charge storage devices of the array may be any type of semiconductor devices which store charge, such as EPROMs or EEPROMs. In the preferred embodiments of the present invention described in detail below, the charge storage devices are formed in various configurations, such as a pillar TFT EEPROM, a pillar diode with a charge storage region, a self aligned TFT EEPROM, a rail stack TFT EEPROM, and various other configurations. Each of these configurations provides devices with a high degree of planarity and alignment or self-alignment to increase the array density.

For example, in the pillar TFT EEPROM or a pillar diode with a charge storage region, at least one side of the semiconductor active region is aligned to one of the electrodes contacting the semiconductor active region. Thus, in a pillar TFT EEPROM configuration, the semiconductor active region is aligned to both the source and the drain electrodes. This alignment occurs because at least two sides of the active semiconductor region and one of the electrodes are patterned during a same photolithography step (i.e., etched using the same photoresist mask or one layer is used as a mask for the other layer).

In a self-aligned TFT, two sides of the active semiconductor region are aligned to a side of the gate electrode only in the channel portion of the active semiconductor region, but not in the source and drain regions. This alignment occurs because at least two sides of the channel region and the gate electrode are patterned during a same photolithography step (i.e., etched

using the same photoresist mask or one layer is used as a mask for the other layer). In contrast, the source and drain regions are not etched.

In the following description, numerous specific details are set forth such as specific thicknesses, materials etc. in order to provide a thorough understanding of the present invention. It will be apparent to one skilled in the art that the present invention may be practiced without these specific details. In other instances, well-known concepts, circuit and fabrication techniques are not set forth in detail in order not to unnecessarily obscure the present invention.

Any feature of any embodiment described below may be used in another embodiment. The first set of embodiments describes various pillar devices, the second set of embodiments describes self-aligned TFT devices and the third set of embodiments describes rail stack TFT devices. The fourth and fifth set of embodiments describes how these devices may be used in a logic or memory circuit. The final set of embodiments describes the use of metal induced crystallization to improve the crystallinity of the device levels.

I. THE PILLAR DEVICES

The present embodiment is directed to thin film transistors (TFTs) and diodes arranged in a pillar configuration (i.e., the vertical direction with respect to the substrate, where the length of the device is perpendicular to the substrate) and their method of fabrication. Preferably, the pillar devices form a charge trapping memory that has a vertical read current. The memory includes a first input/output conductor formed on or above a plane of a substrate and a second input/output conductor located above and spaced apart from the first input/output conductor. The first input/output conductor and the second input/output conductor are positioned so that they overlap or intersect one another and preferably intersect perpendicular to one another. A semiconductor region, such as a doped silicon region, is formed between the first input/output conductor and the second input/output conductor at the intersection of the first input/output conductor and the second input/output conductor. A charge storage medium, such as but not limited to a charge trapping dielectric, is formed near the semiconductor region and affects the

amount of current that flows through the semiconductor region between the first input/output conductor and the second input/output conductor for a given voltage applied across the first input/output conductor and the second input/output conductor. The amount of current (read current) for a single voltage that flows through the semiconductor region can be used to determine whether or not charge is stored in the charge storage medium and therefore whether or not the memory is programmed or erased. The read current that flows through the semiconductor region between the first input/output conductor and the second input/output conductor flows in a direction perpendicular to the plane of the substrate in which or on which the memory is formed. The structure of the charge trapping memory of the present embodiment, as well as its method of fabrication, is ideally suited for integration into a three dimensional array of memory devices.

As will be discussed below, the charge trapping memory device of the present embodiment can be fabricated with one of two general structures. In one embodiment the charge storage medium is formed adjacent to the semiconductor region and in a second embodiment the charge storage medium is formed above or below the semiconductor region.

1. A Three Terminal Pillar Memory with Adjacent Charge Storage Medium

An embodiment of the present invention is a three terminal nonvolatile stackable pillar memory device. A pillar memory device 100 in accordance with this embodiment of the present invention is broadly illustrated in Figure 1A. Pillar memory device 100 includes a first contact region 102 formed on a first input/output (I/O) 103 conductor formed on or above a plane (x-y) of a single crystal substrate 101. A semiconductor body 104 is formed directly on the first contact region 102 and a second contact region 106 is formed directly on the body 104. A second I/O conductor 116 is formed on the second contact region 106. The first contact region 102, the body 104, and the second contact (source/drain) region 106 are each vertically aligned with one another to form a pillar 108. Adjacent to and in contact with body 104 is a charge storage medium 110. A control gate 112 is formed adjacent to and in direct contact with the charge storage medium 110. The control gate 112 and charge storage medium 110 are constructed so that they lie laterally

adjacent to pillar 108 so that they may electrically communicate with pillar 108. The charge storage medium is the region that electrically screens the control gate and the channel region addressed by the control gate.

5 The programmed or unprogrammed state of the pillar memory device is determined by whether or not charge is stored in charge storage medium 110. The charge stored in the charge storage medium adds or subtracts from the voltage applied to the control gate, thereby altering the voltage required to form a conducting channel in body 104 to enable a current (e.g., read current I_R) to flow between the first and second contact (source/drain) regions. This voltage is defined as the V_T . The amount of voltage required to form a conducting channel in body 104 or the amount of current flowing in the body for a given control gate voltage can be used to determine whether or not the device is programmed or unprogrammed. Additionally, multiple bits of data can be stored in a single charge storage medium 110 whereby 10 each different amount of stored charge creates a different V_T each representing a different state of the charge storage medium. Because the charge storage medium can contain multiple states, multiple bits can be stored in a single charge storage medium. 15

During read operations of device 100, when a conductive channel is formed in body 104, current 114 flows vertically (z) (or perpendicular) with respect to the plane (x-y) of the substrate 101 above which pillar memory device is formed. By creating a memory device with a "vertical" read current path, the pillar memory cell of the present invention can be easily stacked in a three dimensional array with source/drain conductors 103 and 116 running parallel or perpendicular to each other and parallel to the plane of the substrate 101 without requiring the use of vertical interconnect strategies for the source and drain connections. The conductor 112 to the control gate may be run vertically (as shown in Figure 1A) or horizontally. 20 25

Although memory device 100 shown in Figure 1A includes a charge storage medium 110 and a control gate 112 formed on only one side or surface of pillar 108, it is to be appreciated that the pillar memory device of the present invention can be fabricated so that the entire body 110 of the pillar 108 is surrounded by a single charge storage member 110 and a single control gate 112 as shown in Figure 1B. Additionally, each surface of the pillar 108 can have an independently controlled charge storage member and 30 35

control gate as shown in Figure 1C and thereby enable multiple bits of data to be stored in a single pillar memory device of the present invention. The use of multiple charge storage members and control gates enables the storage of multiple values on a single pillar device by determining how much of the channel is exposed to charge. Additionally, each face of body 104 of pillar 108 can have different doping densities to create different threshold voltages for each face to further enable the pillar memory to store additional states and therefore additional bits.

Figure 2 shows an embodiment of the present invention where the pillar 207 comprises a first source/drain contact region 202 comprising a heavily doped N+ silicon film having a doping density in the range between 1×10^{19} to 1×10^{20} , preferably 1×10^{19} to 1×10^{21} atoms/cm³, formed on a first input/output 204 (e.g. bit line) formed on or above a substrate 201. A body comprising a lightly doped P- type silicon film 206 having a doping density between 1×10^{16} to 1×10^{18} atoms/cm³ is formed on and in direct contact with the first N+ source/drain contact region 202. A second source/drain region 208 comprising a heavily doped N+ silicon film having a doping density of 1×10^{19} to 1×10^{20} , preferably 1×10^{19} to 1×10^{21} , atoms/cm³ is formed on and in direct contact with P type silicon film 206, as shown in Figure 2. A second conductive input/output (e.g. word line/bit line) 210 is formed on the second N+ source/drain region 208. The N+ source/drain films 202 and 208 can have a thickness between 500-1000Å. The first and second input/outputs 204 and 210 can be formed of a highly conductive material such as but not limited to a metal such as tungsten, a silicide such as titanium silicide or tungsten silicide, or heavily doped silicon. In memory device 200 N+ source/drain region 202, P type silicon body 206 and N+ source/drain region 208 are each substantially vertically aligned with one another to form pillar 207.

Pillar memory 200, shown in Figure 2, has a charge storage medium 211 comprising a tunnel dielectric 212, a floating gate 214, and a control gate dielectric 216. The tunnel dielectric is formed adjacent to and in direct contact with P type silicon body 206. A floating gate 214 is formed adjacent to and in direct contact with tunnel dielectric 212. Floating gate 214 comprises a conductor such as but not limited to doped silicon, such as N type silicon, or metal such as tungsten. The control gate dielectric 216 is formed adjacent to and in direct contact with floating gate 214. Finally a

control gate 218 is formed adjacent to and in direct contact with control gate dielectric 216. Control gate 218 is formed of a conductor such as but not limited to doped silicon or a metal such as tungsten.

The thicknesses of P type silicon film 206 and tunnel dielectric 212 are dependent upon the desired programming and erasing voltage. If low voltage programming operations between 4 to 5 volts are desired, then P-type silicon film 206 can have a thickness between 1000-2500Å and the tunnel dielectric can have a thickness between 20 and 150Å, such as 20-50Å, preferably 80-130 Å. (If a nitride tunnel dielectric 212 is desired it would be scaled slightly thicker.) It is to be appreciated that the thickness of P-type silicon film 206 defines the channel length of the device. If higher voltage (6-10 volts) programming operations are desired the P type silicon film 206 can have a thickness between 6000-7000Å and tunnel dielectric 212 can have a thickness between 60-100Å. The control dielectric 216 typically has a thickness on order of tunnel dielectric 212 but is slightly (10-30Å) thicker, preferably 130 to 180 Å.

Pillar memory 200 is considered programmed or unprogrammed depending upon whether or not charge is stored on floating gate 214. Pillar memory device 200 can be programmed utilizing drain side programming whereby electrons are placed on floating gate 214 by grounding the source region 202 while a relatively high voltage is applied to the drain region 208 and while approximately 4-5 volts, for low voltage operations, or 6-10 volts, for high voltage operations, is applied to control gate 218 in order to invert a portion of P-type silicon region 206 into N type silicon so that a channel region is formed and electrons flow between the source region and the drain region. The high control gate voltage pulls electrons from the inverted channel region through the tunnel dielectric 212 and on to floating gate 214. Because electrons lose some of their energy tunneling through the tunnel oxide, they no longer have enough energy to escape from the floating gate which is surrounded by insulators. Other techniques such as but not limited to source side injection can be used to program memory device 200.

Memory device 200 can be erased by removing stored electrons from floating gate 214. Memory device 200 can be erased by placing a relatively high positive voltage (3 volts) on to the source region, while applying a negative voltage of approximately 4-5 volts in low voltage operations or 6-10

volts for high voltage operations on to control gate 218. The positive voltage on the source region attracts electrons on floating gate 214 and thereby pulls electrons off floating gate 214 through tunnel dielectric 212 and into the source region.

5 In order to read the state of memory device 200, a voltage (such as 3.3 volts) can be applied to the drain while a given control gate voltage is applied to the control gate. The amount of current (read current) that flows from the drain region through the channel region and into the source region for a given control gate voltage can be used to determine the state of the
10 memory device. Alternatively, one can read the state of memory 200 by sensing the amount of control gate voltage necessary to cause a given read current to flow through body 206. When read current flows between the first and second source/drain regions 202 and 208 through body 206 it flows in a direction perpendicular (z) to the plane (x-y) of the substrate 201 on or
15 above which it is built.

Figure 3 shows another embodiment of the nonvolatile pillar memory device of the present invention. Figure 3 shows a three terminal nonvolatile pillar memory device 300 having an ultra thin silicon channel or body 302. Like memory device 200 the ultra thin memory device 300 has a first N+ source/drain contact region 202 formed on a first input/output 204. An
20 insulator 304, such as an SiO_2 film or a silicon nitride film, is formed on the first source/drain contact region 202. A second N+ source/drain region 208 is formed on the insulating layer 304. Insulator 304 separates the source/drain regions 202 and 208 from one another and therefore defines the
25 channel length of the device. A thin P-type silicon film 302 having a concentration in the range between 1×10^{18} to 1×10^{19} atoms/cm³ is formed along the sidewalls of the N+/insulator/N+ stack so that it is adjacent to and in direct contact with the first and second source/drain regions as well as separating insulator 304. The P-type silicon film acts as the channel or body
30 for the device and bridges the gap between source/drain regions 202 and 208. By forming a thin P-type silicon film adjacent to the N+/insulator/N+ stack the channel region can be made extremely thin, between 50-100Å. The thickness of the P-type silicon film which represents the channel thickness is preferably less than 1/2 the channel length (i.e. the distance
35 between the source/drain regions 202 and 208) and ideally less than 1/3 the channel length.

Like memory device 200, memory device 300 also includes a charge storage medium 211, and a control gate 218. When transistor 300 is turned on, a portion of the P-type silicon region inverts to form a conductive channel therein so that current can flow from one source/drain region 202 to the other source/drain region 208. The majority of the current path 308 through the ultra thin body 302 or channel from one source/drain region to the other source/drain region is in a direction perpendicular (z) to the plane (x-y) of the substrate above which the device is built.

An ultra thin channel or body transistor can be formed, for example, by using a "spacer etch" technique. For example, as shown in Figure 3B an N+ silicon/insulator/N+ silicon stack can be blanket deposited over a substrate having a patterned metal I/O 204. The stack is then patterned utilizing well-known photolithography and etching techniques into a pillar 306 as shown in Figure 3B. A P-type silicon film can then be blanket deposited over the pillar as shown in Figure 3C. The P-type silicon film is deposited to a thickness desired for the channel thickness of the device. The P-type polysilicon film is then anisotropically etched so that P-type silicon film 302 is removed from horizontal surfaces and remains on vertical surfaces such as the sidewalls of pillar 306. In this way the P-type silicon film is formed adjacent to the pillar and bridges the source/drain regions across the insulator 304. The charge storage medium 211 and control gate 218 can then subsequently be formed as in the other pillar devices.

Figure 4 shows another embodiment of the three terminal stackable nonvolatile pillar memory device of the present invention. Figure 4 is a three terminal stackable non-volatile pillar memory device where Schottky contacts form the source and drain regions of the device. The Schottky contact MOSFET 400 of the present invention includes a first metal contact 402 formed on a first input/output 204. A doped silicon body or channel 404 such as N type silicon doped to a concentration level between 1×10^{16} to 1×10^{18} atoms/cm³ and having a thickness desired for the channel length is formed on metal contact 402. A second metal contact 406 is formed on and in direct contact with silicon body 404. A second I/O is then formed on second metal contact 406. First metal contact 402 and second metal contact 406 are formed of a material such as platinum silicide, tungsten silicide and titanium silicide and to a thickness that forms a Schottky barrier contact with silicon body 404. The first metal contact 402, silicon body

404, and second metal contact 406 are each directly vertically aligned to one another to form a pillar 408 as shown in Figure 4. Memory device 400 also includes a charge storage medium 211 directly adjacent to and in contact with silicon body 404 as shown in Figure 4. Additionally, memory device
5 400 includes a control gate adjacent to and in direct contact with the charge storage medium 211. When a channel is formed in silicon body 404, current (e.g., read current I_R) flows from metal contact 402 to metal contact 406 in a direction perpendicular (z) to the surface of the substrate (x-y) on which memory device 400 is formed.

10 Figure 5 illustrates another embodiment of a three terminal nonvolatile memory device in accordance with the embodiment of the present invention. Figure 5 illustrates a gated diode memory device 500. Memory device 500 includes a P+ type silicon film contact region 502 having a dopant density between 1×10^{19} to 1×10^{21} , preferably 1×10^{19} to 1×10^{20} atoms/cm³ and a
15 thickness between 500- 1000 Å. A P- silicon film 504 having a doping density between 1×10^{16} to 1×10^{18} atoms/cm³ is formed on and in direct contact with P+ silicon film 502. An N+ type silicon contact region 506 having a doping density between 1×10^{19} to 1×10^{21} , preferably 1×10^{19} to 1×10^{20} , atoms/cm³ and a thickness between 500-1000 Å is formed directly
20 on P- silicon film 504. In an embodiment of the present invention P+ silicon film 502, P- silicon film 504, and N+ silicon film 506 are each vertically aligned with one another to form a pillar 508 as shown in Figure 5. Memory device 500 also includes a memory storage medium 211 formed adjacent to and in direct contact with P- silicon film 504 and N+ silicon film 506 as
25 shown in Figure 5. Adjacent to and in direct contact with charge storage medium 211 is a control gate 218. Additionally, like transistors 100, 200, 300, and 400, when gated diode 500 is turned "on" a current (I) travels from P+ silicon film 502 to N-type silicon film 506 in a direction perpendicular (z) to the plane (x-y) of the substrate 501 on or above which device 500 is
30 formed.

Although devices 200-500 have been shown with a charge storage medium comprising a continuous film floating gate 214 isolated by a tunnel dielectric 212 and a control gate dielectric 216, the floating gate need not necessarily be formed from a continuous conductive film of silicon or metal
35 but can alternatively be formed from a plurality of a electrically isolated nanocrystals 602 as shown in Figure 6. Nanocrystals are small clusters or

crystals of a conductive material that are electrically isolated from one another. An advantage of the use of nanocrystals for the floating gate is that because they do not form a continuous film, nanocrystal floating gates are self isolating. Nanocrystals 602 enable multiple self-isolating floating gates to be formed around a single silicon body 206. For example, with a square or rectangular shaped pillar, a floating gate can be formed on each side of the silicon body or channel enabling four or more isolated floating gates to be formed around a single square pillar. In this way, multiple bits can be stored in each pillar memory. Similarly, because nanocrystals form a non-continuous film, floating gates can be formed after two or more levels of pillars are formed without worrying about shorting of the floating gate of one cell level to the floating gates to adjacent cells lying directly above or below (i.e., vertically adjacent). Yet another advantage of the use of nanocrystals for floating gates is that they experience less charge leakage than do continuous film floating gates.

Nanocrystals 602 can be formed from conductive material such as silicon, tungsten, or aluminum. In order to be self isolating, the nanocrystals must have a material cluster size less than one-half the pitch of the cell so that floating gates from vertically and horizontally adjacent cells are isolated. That is, the nanocrystals or material clusters 602 must be small enough so that a single nanocrystal 602 cannot bridge vertically or horizontally adjacent cells. Silicon nanocrystals can be formed from silicon by utilizing chemical vapor deposition to decompose a silicon source gas such as silane at very low pressure. Similarly, a tungsten nanocrystal floating gate can be formed by chemical vapor deposition by decomposing a tungsten source gas such as WF_6 at very low pressures. Still further, an aluminum nanocrystal floating gate can be formed by sputter deposition at or near the melting temperature of aluminum.

Additionally, alternative to the use of a dielectric isolated floating gate to store charge in the memory devices of the present invention, one can use a trapping layer formed in the dielectric stack 702 as shown in Figure 7. For example, the charge storage medium can be a dielectric stack 702 comprising a first oxide layer 704 adjacent to the silicon body or channel, a nitride layer 706 adjacent to the first oxide layer and a second oxide layer 708 adjacent to the nitride layer and adjacent to the control gate 218. Such a dielectric stack 702 is sometimes referred to as an ONO stack (i.e., oxide-

nitride-oxide) stack. Other suitable charge trapping dielectric films such as an H⁺ containing oxide film can be used if desired.

It is to be appreciated that each of the memory devices 200-500 shown in Figures 2-5 can be made of opposite polarity by simply reversing the conductivity type of each of the silicon regions in the pillar and maintaining concentration ranges. In this way, not only can NMOS devices be fabricated as shown in Figures 2-5, but also PMOS devices can be formed if desired. Additionally, the silicon films used to form the pillars of the device may be single crystal silicon or polycrystalline silicon. Additionally, the silicon film can be a silicon alloy film such as a silicon germanium film doped with N type or P type conductivity ions to the desired concentration.

Additionally, as shown in Figures 1-3 and 5, the pillars 108, 208, 308, and 508 are fabricated so that the contacts and body are aligned with one another when viewed from the top. This may be achieved by first forming an I/O 204 and then blanket depositing the pillar film stack (e.g., N⁺/P⁻/N⁺) as shown in Figure 8A. The film stack 802 can then be masked and all three films anisotropically etched in a single step as shown in Figure 8B to form a pillar 804. An explicit pillar formation step can form a pillar having any desired shape. For example, the pillar 804 can take the shape of a square as shown in Figure 8B or can take the shape of rectangle, or a circle when viewed from above.

Alternatively, as shown in Figures 9A and 9B, a pillar can be formed by the intersection of the patterning of the first and second I/O's. For example, a pillar can be formed by first blanket depositing a first I/O conductor 900 followed by the sequential blanket deposition of the film stack 902 (e.g., N⁺/P⁻/N⁺) of the desired pillar. The first I/O film 900 and the pillar film stack 902 are then etched to form a plurality of pillar strips 904 as shown in Figure 9a. During subsequent processing to pattern the second I/O, the second I/O 906 is etched in a direction perpendicular or orthogonal to the plurality of strips 904. The etch step used to pattern the second I/O 906 is continued so as to etch away the pillar film stack 902 from the portions of the strip 904 which are not covered or masked by the second I/O 906. In this way, a pillar 908 is formed at the intersection of the first and second I/O's. The pillar 908 is formed in direct alignment with the intersection or

overlap of the first and second I/O's. The intersection technique of forming a pillar is advantageous because it saves additional lithography steps.

The charge storage medium of the memory device of the present invention can be formed utilizing a "spacer etch" technique. For example, as shown in Figure 10A-10E a pillar 1000 or a pillar strip is first formed. A first tunnel dielectric 1002 is then blanket deposited over the pillar 1000. Next, a floating gate material 1004 is blanket deposited over the tunnel dielectric 1002. The floating gate dielectric material is deposited to a thickness desired for the floating gate. The floating gate material can be nanocrystals or can be a continuous conductive film. The floating gate material 1004 and the tunnel dielectric 1002 are then anisotropically etched back to remove them from horizontal surfaces such as the top of pillar 1000 and between adjacent pillars so as to leave a floating gate 1008 isolated by a tunnel dielectric on the sidewalls of the pillar 1000 or strip. If the floating gate is made from a continuous conductive film, as opposed to nanocrystals, then care must be taken to ensure the complete removal of the floating gate material 1004 from between adjacent cells so that the floating gates 1008 of adjacent cells are isolated.

It is to be appreciated that when the floating gate is made of nanocrystals or when the charge storage medium is a trapping dielectric, the films need not necessarily be etched from horizontal surfaces between adjacent cells because these films do not electrically couple adjacent cells. If desired, however, charge trapping dielectric and nanocrystal floating gates can be anisotropically etched back. Next, as shown in Figure 10D, a control gate dielectric 1006 is blanket deposited over floating gate 1008 and the top of pillar 1000.

A control gate can also be formed using a "spacer etch" technique. In such a case, a control gate material 1010, such as doped polysilicon, is blanket deposited over the control gate dielectric 1006 to the thickness desired of the control gate as shown in Figure 10D. The control gate material 1010 is then anisotropically etched back as shown in Figure 10E to remove the control gate material 1010 from horizontal surfaces such as on top of control gate dielectric 1006 and between adjacent pillars or strips and form a control gate 1012 adjacent to control gate dielectric 1006. The

control gate dielectric 1006 protects the underlying silicon pillar 1000 from being etched during the anisotropic etch of the control gate material.

While it is necessary to isolate the floating gate from adjacent cells, the control gate can be shared between horizontal or vertically adjacent cells. 5 Horizontally shared control gates can be achieved by utilizing lithography to form a conductor strip which connects horizontally adjacent transistors. Alternatively, as shown in Figures 11A-11C, horizontal coupling of adjacent cells can be achieved by accurately controlling the space between adjacent cells 1100 so that a minimal space 1102 is placed between cells having control gates to be coupled together while larger gaps 1104 are placed 10 between cells having controls gates which are to be isolated as shown in Figure 11A. In this way, when a control gate material 1106 is deposited, it completely fills the minimum or small gaps 1102 between adjacent cells while leaving only a thin film on the large gaps 1104 between cells to be isolated as shown in Figure 11B. During the anisotropic etch, the thin control gate material in the large gaps is completely removed, isolating adjacent control gates, while a portion 1108 of the thicker control gate material 1106 15 in the small gap remains, so that it bridges adjacent cells and couples horizontally adjacent cells as shown in Figure 11C.

20 Additionally, vertical sharing of the control gate can be achieved by forming a control gate plug between adjacent cells after two or more levels of pillar have been formed as shown in Figure 12A and 12B. A control gate plug can be formed by blanket depositing a conductive film such as a doped polysilicon film or a tungsten film 1200 over and between two or more levels 25 of pillars and then planarizing or patterning the portion of the tungsten film above the pillars to form a plug between pillars. In this way, the control gate would be shared with devices on two or more vertical levels and between horizontally adjacent cells.

A method of integrating the pillar memory device of the present 30 invention into a multi-level array of storage cells will now be described. As shown in Figure 13, the fabrication starts by providing a substrate 1300 on which the multilevel array of storage devices is to be formed. Substrate 1300 will typically include a lightly doped monocrystalline silicon substrate 1302 in which transistors such as metal oxide semiconductor (MOS) 35 transistors are formed. These transistors can be used as, for example,

access transistors or they can be coupled together into circuits to form, for example, charge pumps or sense amps for the fabricated memory devices. Substrate 1300 will typically also include multiple levels of interconnects and interlayer dielectrics 1304 used to couple transistors in substrate 1302 together into functional circuits. The top surface 1306 of substrate 1300 will typically include an insulating layer or passivation layer to protect the underlying transistors and interconnects from contamination. The top surface 1306 will typically contain electrical contact pads to which multilevel arrays of memory devices of the present invention can be electrically coupled in order to make electrical contact with the transistors in silicon substrate 1302. In an embodiment of the present invention, the memory devices are physically isolated and separated from the single crystalline substrate by multiple levels of interconnects and dielectric 1304. The top surface of passivation or insulating layer 1306 will typically be planarized to enable uniform and reliable fabrication of multiple levels of the charge storage devices of the present invention. Figure 13A shows a cross-sectional view through the substrate while Figure 13B illustrates an overhead view of the substrate looking down at the plane of the substrate 1300 across which the devices of the present invention are fabricated. According to one embodiment of the present invention, the memory devices are physically separated from monocrystalline silicon substrate 1302. In an alternative embodiment of the present invention, memory devices can be fabricated on a glass substrate 1300 such as used in flat panel displays.

A process of forming a multilevel array of memory devices in accordance with an embodiment of the present invention begins by blanket depositing a first conductor layer 1308 over surface 1306 of substrate 1300. Conductor 1308 can be any suitable conductor such as but not limited to, titanium silicide, doped polysilicon, or a metal such as aluminum or tungsten and their alloys formed by any suitable technique. Conductor layer 1308 is to be used as, for example, a bitline or a wordline to couple a row or column of memory devices together. Next, a stack 1310 of films from which the first level of pillars is to be fabricated is blanket deposited over conductor 1308 as shown in Figure 13A. For example, in one embodiment the pillar is to comprise an N+ source/drain region, a P- silicon body, and an N+ silicon source/drain region. A suitable film stack 1310 can be formed by first blanket depositing an amorphous silicon film by chemical vapor deposition

(CVD) which is in situ doped with N type impurities to a doping density between 1×10^{19} to 1×10^{21} , preferably 1×10^{19} to 1×10^{20} , atoms/cm³. Next, a P- silicon film is deposited over the N+ silicon film 1312, by for example, depositing an amorphous silicon film by chemical vapor deposition and which is in situ doped with P type impurities (e.g., boron) to a dopant density of between 1×10^{16} to 1×10^{18} atoms/cm³. An N+ silicon film 1316 is then blanket deposited over P- silicon body 1314 by depositing a amorphous silicon film by chemical vapor deposition and in situ doping it to a level between 1×10^{19} to 1×10^{21} , preferably 1×10^{19} to 1×10^{20} , atoms/cm³. The amorphous silicon films can then be converted into polycrystalline silicon through a subsequent anneal. Alternative to in situ doping, the stack of films can be deposited as undoped silicon and then implanted or diffused with dopants.

It is to be appreciated that other memory devices in accordance with the present invention can be fabricated by depositing appropriate film stacks to achieve their pillar configurations such as metal/silicon/metal strip to form a device 400 as shown in Figure 4, a P+/P-/N+ stack to form a device 500 as shown in Figure 5, as well as an N+/SiO₂/N+ stack to form a device 300 as shown in Figure 3A. Next, as shown in Figures 14A and 14B the blanket deposited film stack 1310 and metal conductor 1308 are patterned utilizing well-known photolithography and etching techniques to form a plurality of pillar strips 1318. The films of the deposited film stack 1310 and metal conductor 1308 are etched in alignment with one another and form strips with vertical sidewalls.

Next, as shown in Figure 15A and 15B, if desired, the substrate can be subjected to threshold adjusting ion implantation steps in order to alter the doping density of the surface or face of the P type silicon region on each strip. That is, at this time, a first ion implantation step 1315 can be used to implant one surface of pillar 1318 with P type dopants to increase its P type doping density or can be implanted with N type dopants to counterdope and decrease its P type doping density. Similarly, after the first Implant 1315, the substrate can be rotated and subjected to a second ion implantation step 1317 to alter the doping density of the opposite side or face of pillars strips 1318. The threshold adjustment implants should be of a sufficient dose to sufficiently alter the threshold voltage of each face so as to be able to sufficiently distinguish or sense different read currents associated with each

face. The angle of the ion implantation step is chosen so that the bulk of the implantation occurs into the surface of the P type body 1314. The angle of the implant is dependent upon the strip height as well as on the spacing between strips 1314.

5 Next, as shown in Figure 16A and 16B, tunnel dielectric 1320 is formed over the sidewalls and the top of strip 1318 as well as on substrate 1300 between strips 1318. Tunnel dielectric can be an oxide, a nitride, a oxynitride, or other suitable dielectric. The tunnel dielectric 1320 is preferably deposited utilizing a plasma deposition or growth process at a
10 temperature of less than 750°C and preferably less than 600°C. The tunnel dielectric 1320 is formed to a thickness and quality to prevent breakdown and leakage at operating conditions. Next, as also shown in Figures 16A and 16B, a floating gate material 1322 is blanket deposited over tunnel dielectric 1320. In a preferred embodiment of the present invention, the floating gate
15 material is formed of nanocrystals.

 Silicon nanocrystals can be formed by depositing silicon in a manner whereby silicon has a very high surface diffusivity relative to its sticking coefficient. For example, silicon nanocrystals can be formed by chemical vapor deposition (CVD), by decomposing silane (SiH_4) at a very low pressure,
20 between 1 millitorr to 200 millitorr, at a temperature between 250-650°C. In such a process, a very thin deposition, between 50-250Å, will form little islands 1322 of silicon. If H_2 is included with silane during the deposition, higher pressures can be utilized and still obtain nanocrystals. In an alternative embodiment of the present invention, metal nanocrystals such as
25 aluminum nanocrystals, can be formed by sputtering from a metal target at a temperature near the melting temperature of the metal, so that the metal agglomerates and forms nanocrystals. Tungsten nanocrystals can be formed by chemical vapor deposition utilizing a reactant gas mix comprising a tungsten source gas such as WF_6 and germane (GeH_4). In still yet another
30 embodiment of the present invention, a continuous film of floating gate material can be deposited and then caused to precipitate (by heating) to cause islands to form in the film.

 It is to be appreciated that although nanocrystals are preferred for the floating gate because of their self isolating quality, the floating gate can be
35 formed from a continuous film such as, but not limited to, a metal such as

tungsten or a silicon film such as polycrystalline or amorphous silicon doped to the desired conductivity type (typically N+ silicon for an N+/P-/N+ pillar). If a continuous film is used as floating gate material 1322, the film 1322 would be anisotropically etched at this time to remove the portion of the floating gate material 1322 between strips 1318 to electrically isolate the strips.

Next, as also shown in Figures 16A and 16B, a control gate dielectric 1324 is blanket deposited over and onto floating gate material or nanocrystals 1322. The control gate dielectric 1324 is a deposited dielectric of, for example, an oxide or oxynitride film formed by a plasma enhanced deposition process to reduce the deposition temperature. The control gate dielectric 1324 has a thickness similar to the tunnel dielectric 1320 but slightly, e.g., 20-30Å, thicker. The control gate dielectric 1324 is used to isolate the floating gate from a subsequently formed control gate. The thickness and quality of the control gate dielectric depends upon the program threshold voltage for programming and unprogramming the memory cell. As discussed above, the thickness of the tunnel dielectric as well as the thickness of the P type silicon body or channel are dependent upon the programming voltage desired.

Next, as shown in Figures 17A and 17B, a control gate material 1328 is blanket deposited on and over strips 1318. The control gate material is formed to a thickness at least sufficient to fill the gaps between adjacent strips. Typically, a conformal film deposited to a thickness of at least one-half the width of the gap 1330 will ensure complete filling of gap 1330. In an embodiment of the present invention, the control gate material 1328 is a doped polycrystalline silicon film formed by chemical vapor deposition. Alternatively, the control gate can be formed from other conductors such as a blanket deposited tungsten film formed by chemical vapor deposition utilizing WF_6 . Next, as shown in Figures 18A and 18B, the control gate film 1328 is planarized back by for example, chemical mechanical polishing until the top surface of the control gate is substantially planar with the control gate dielectric on the top of strips 1318. A plasma etch process is then utilized to recess 1331 the top surface of the control gate material below the top surface of strips 1318 and preferably to slightly above the top source/body junction (e.g., junction of N+ silicon film 1316 and P- silicon film 1314) as shown in Figure 18A. The control gate dielectric 1324 on the

top of strips 1318 protects strips 1318 from etching during the recess etch. After the recess etch, control gates 1332A and B have been formed.

Next, an interlayer dielectric (ILD) 1334 such as an oxide, is blanket deposited over the top of strips 1318 as well as on and into recesses 1331 over control gate 1332. The deposited oxide layer 1334, as well as the control gate dielectric, the nanocrystals, and tunnel dielectric on the top of strips 1318 are then polished or etched back as shown in Figures 19A and 19B to reveal and open the surface of the top source/drain region (e.g., N+ film 1316) of each pillar strip 1318.

Next, as shown in Figures 20A and 20B, a second conductor layer 1336 is blanket deposited over and in contact with the top source/drain region (N+ source/drain region 1316) as well as over and onto ILD 1334. The second conductive layer 1336 will be used to form a second input/output (e.g., a bitline or a wordline) for the first level of memory devices and will be used to form a first input/output (e.g., a wordline or a bitline) for the second level of memory devices. Second conductive layer 1336 can be formed of materials and to thicknesses similar to first conductive layer 1308.

Next, a film stack 1338, such as an N+/P-/N+ stack, used to form the second level of pillars, is blanket deposited over second conductive layer 1336 as shown in Figures 20A and 20B. The film stack 1338 can be formed with the same materials and to the same thickness as used for film stack 1310. Alternatively, if a different type of memory device is desired, then a film stack corresponding to that device type would be formed.

Next, as illustrated in Figure 21A and 21B, the second pillar stack 1338 and the second conductive layer 1336 are patterned with well-known photolithography and etching techniques to form a plurality of second pillar strips 1340 orthogonal or perpendicular to the first plurality of pillar strips 1318. It is to be appreciated that the films of the second pillar stack 1338 and the second conductive layer 1336 are etched in alignment with one another to form a strip with substantially vertical sidewalls.

Figures 22A and 22B show the substrate of Figures 21A and 21B rotated 90°.

Once the second pillar film stack 1338 and second conductor 1336 have been patterned by etching into a strip 1340, the etch is continued to remove the portion 1341 of the first pillar strips 1318 not covered or masked by the second pillar strips 1340 as shown in Figures 23A and 23B. The etch is continued until the first conductive layer 1308 is reached. In this way, as shown in Figures 23A and 23B, a first level of square or rectangular pillars 1342 have been formed from first pillar strips 1318 at the intersections or overlaps of the first and second I/O 1308 and 1336 (shown as M1 and M2 in Figure 23A). In an embodiment of the present invention square pillars having a width of less than $0.18\mu\text{m}$ are formed. It is to be appreciated that the etch step preferably uses an etch that can selectively etch the pillar strip with respect to the ILD 1334 and the tunnel and control gate dielectrics. For example, if the pillar comprises doped silicon and the ILD and the tunnel and control gate dielectrics are oxides, then a plasma etch utilizing Cl_2 and HBr can etch silicon without significantly etching the oxide ILD or tunnel and control gate dielectrics. It is to be appreciated that ILD 1334 protects the underlying silicon control gate 1332 from being etched as shown in Figure 23C. Additionally, the purpose of ILD 1334 is to electrically isolate control gates 1332 from subsequently formed control gates for the second level of pillars.

At this time, if desired, the substrate can be subjected to successive ion implantation steps to alter the doping density of each newly revealed surface of P type body 1314 of pillar 1342 (see Figure 23A) in order to alter the doping density of each face and therefore the threshold voltage of each face.

Next, as shown in Figure 24, a tunnel dielectric 1344, a nanocrystal floating gate material 1346, and a control gate dielectric 1348 are each successively blanket deposited over substrate 1300 to form a tunnel dielectric/floating gate/control gate on the sidewalls of pillar devices 1342 as well as along the sidewalls of the second pillar strip 1340 (see Figure 23A). This film stack also forms along the top surface of the second pillar strips 1340 as well as on the first conductor 1308 between the first level of pillars 1342 and on ILD 1334.

The floating gate material need not be anisotropically etched to remove floating gate material from gaps 1343 between adjacent pillars 1342 in order

to isolate the pillars because although the floating gate material is conductive the non-continuous nature of the nanocrystals provides isolation between the pillars. In this way, the tunnel dielectric, floating gate, and control gate dielectric can be used to isolate a subsequently formed control gate from the first metal conductor. Additionally, because the floating gate 1346 is formed from nanocrystals, it is self isolating from the floating gate positioned directly above in Level 2 even though they have been formed at the same time.

Next, as shown in Figure 25A a control gate 1350 is formed between second pillar strip 1340 as well as in the gaps 1343 between pillars 1342. The control gate can be formed as discussed above with respect to Figures 17-20 whereby a control gate film, such as doped polysilicon, is blanket deposited to fill the gaps 1343 between adjacent pillars 1342 as well as the gaps between second pillar strips 1340. Optionally, the control gate film would then be polished and recessed back below the top surface of the N+ source/drain regions and a second ILD 1352 formed in the recesses as shown in Figure 25A to allow additional layers to be added. ILD 1352, the tunnel dielectric/floating gate/control gate dielectric on the top of the second pillar strip 1340 would then be polished back to reveal the top N+ source/drain regions of strips 1340.

At this point, the fabrication of the first level of memory devices is complete. Each pillar 1342 on the first level includes a separate floating gate and control gate on each face of the pillar for a total of four independently controllable charge storage regions as shown in Figure 26. That is, as illustrated in Figure 26, pillar 1342 contains a first pair of control gates 1332A and B formed along laterally opposite sidewalls of the pillar 1342. The control gates 1332A and B are each also shared with the horizontally adjacent pillars. Pillar 1342 also contains a second pair of control gates 1350A and B formed along laterally opposite third and fourth faces of pillar 1342. Each control gate 1350 will be shared with the subsequently formed pillar memory device position vertically above, in Level 2, as well as with horizontally adjacent pillars 1342 in the same level. Because pillar 1342 contains four independently controllable control gate and four associated and isolated floating gates, each pillar memory device 1342 is able to store multiple states.

The process as described with respect to Figures 20-25 can be repeated again to complete the fabrication of memory devices on the second level and to begin the fabrication of the memory device on the third level. That is, as shown in Figures 27A and 27B (Figure 26 rotated 90°) the steps of Figures 20-25 can be repeated to form third pillar strips 1360 orthogonal to the second pillar strips 1340 which are used to pattern the second pillar strips 1340 into a plurality of second pillars 1362 on a second level and to form a second pair of control gates 1364 adjacent to the second pillars.

In this way, a second level of memory pillars 1362 are fabricated which contain four independently controllable control gates and four associated and isolated floating gates. A first pair of control gates 1350A and B are formed along laterally opposite sidewalls of the second level of pillars 1362 and are shared with memory pillar 1342 located on the first level as well as with horizontally adjacent cells. A second pair of control gates 1364A and B are formed along the third and fourth laterally opposite faces of the second level of pillars 1362 and are shared with the subsequently formed pillars in the third level of the memory array.

The above described processes can be repeated as many times as desired to add additional levels of pillar memory to the array. The final level of memory cells can be patterned from a pillar stack strip while patterning the final I/O.

Although the three terminal memory pillar devices of the present invention have been shown integrated into a three dimensional memory array in a specific preferred embodiment, it is to be appreciated that other methods may be utilized to fabricate a three dimensional memory array without departing from the scope of the present invention.

2. Memory Cells Utilizing a Charge Storage Medium Located Above or Below a Semiconductor Region

In Figure 29A, the cell comprises a diode and a stack comprising regions 2921, 2922 and 2923. The region 2921 comprises a first dielectric region and the region 2923 comprises a second dielectric region. Disposed between these regions is a storage region 2922 which is used to trap charge.

It is primarily this region that retains charge and thus provides the "memory" of the cell. As will be described below, charge can be electrically placed within the region 2922, electrically sensed and electrically removed from the region 2922.

5 The region 2921 comprises an oxide with a thickness, typically between 1-5nm, and preferably 2-3nm. In one embodiment, the region 2921 is referred to in this application as a tunnel dielectric. The region 2922 is a region that stores trapped charge, as known in the prior art such as a nitride region (discussed in more detail below). In one embodiment, the region 2922
10 is referred to in this application as a storage dielectric. The region 2923, which may comprise an oxide, acts as a barrier for retaining a trapped charge and in one embodiment is referred to in this application as a blocking dielectric. It may have thicknesses similar to those of region 2921.

Because electrons carry the forward current in the diode once punch
15 through occurs, these are the species that are trapped at the tunnel dielectric-storage dielectric interface 2925 and within the region 2922. Note that these electrons are of a polarity to encourage the premature inversion of the N region at the interface region 2921. Thus, stored electrons reduce the voltage at which first appears the negative-resistance portion of the cell's
20 characteristic, see curve 2926 versus curve 2927 of Figure 29B.

In one embodiment, programming consists of applying a sufficient forward bias to the diode to cause the device to conduct and allowing forward current to persist long enough for sufficient charge to become trapped thereby shifting the voltage threshold from the peak forward voltage
25 shown for curve 2927 to the peak forward voltage shown for curve 2926. While throughout the discussion that follows, binary programming is discussed, multiple bits may be stored per cell by employing multiple values of threshold shifts. By analogy, some flash memories store 2-4 bits per cell or even more.

30 Reading (sensing) may be performed by applying a forward voltage that falls between the peaks 2928 and 2929. If current in excess of a predetermined threshold value flows, the cell is programmed; if conduction does not occur it is not programmed. The conduction that does flow through a programmed cell during a read operation reinforces the trapped charge.

Erasing is accomplished by applying a sufficient reverse bias to the memory cell that electrons tunnel out of the traps, through the blocking oxide 2923 or through the flow of holes so as to neutralize the trapped electrons. This action necessarily requires the diode to operate in breakdown, so the erase voltage will require at least the lower end of a breakdown voltage.

A. Two Terminal Cell in a Substrate

Referring to Figure 30, a first embodiment of the invented memory cell is illustrated disposed in a p-type substrate 2930. A diode (steering element of the cell) is formed in the substrate comprising an n- region 2932, doped, for instance to a level of $5 \times 10^{16} - 10^{18} \text{cm}^{-3}$, and a p+ region 2931, doped to $> 10^{19} \text{cm}^{-3}$ formed within the n- region 2932. These regions may be formed with well-known methods such as diffusion or ion implantation.

A storage stack comprising a dielectric (e.g., oxide) region 2933, trapping layer 2934 and a second dielectric (e.g., oxide) region 2935 is formed on the region 2932.

The dielectric region 2933 may be a grown oxide layer or a deposited silicon dioxide region. When comprising oxide, this region may be 1-5nm thick. Ordinary processing may be used to form these regions.

The trapping region 2934 and the other trapping regions discussed in this application may be formed from a compound of nitrogen as well as other materials. In the prior art, silicon nitride (nitride) was most commonly used for this purpose. Other layers that may be used that have compounds of nitrogen are oxynitride (ON) and oxide-nitride-oxide (ONO). Other materials, alone or in combination, that exhibit charge trapping characteristics can be used. For instance, alumina (Al_2O_3) and silicon dioxide with insulated regions of polysilicon exhibit these characteristics. The trapping region is generally between 2-20nm thick, and preferably 3-10nm thick.

The regions 2933 and 2934 have thicknesses determined by factors well-known in the art for SONOS memories. For example, the tunnel dielectric region needs to be thin enough to permit tunneling without excess voltage drop and to provide longevity, while the trapping dielectric region must be thick enough not to allow significant spontaneous detrapping of charge. As mentioned above, typical thicknesses are in the range of 1-5nm,

and preferably 2-3nm for the oxide region 2933 and 3-10nm for the trapping region where nitride is used.

5 The layer 2935 is an oxide or other dielectric region which may have the same thickness as region 2933. Other dielectrics that may be used include perovskites, ceramics, diamond (and diamond-like films), silicon carbide, and undoped silicon (including polysilicon). This region may be formed by well-known deposition techniques. The region 2933, as previously mentioned, is referred to as a tunnel dielectric layer and is responsible, at least in part, for the negative-resistance characteristics previously discussed. The layer 2935, on the other hand, prevents trapped charge from region 2934 from leaking to, for instance, contact 2938. Hence, layer 2935 is sometimes referred to as the blocking dielectric..

15 The storage stack comprising regions 2933, 2934 and 2935 may be fabricated in a single, continuous process where, for instance, gas mixtures in a deposition chamber are altered to first provide oxide then nitride and finally oxide again. Because of the relative thinness of these regions, the entire stack may be laid down in a matter of seconds.

20 To operate the cell of Figure 30 first assume that upon manufacturing the trapping layer is neutral, that is, there is no trapped charge in the trapping region 2934. To place charge in the region 2934 the anode contact 2937 is brought to a positive potential relative to the contact 2938 in order to forward bias the diode defined by the regions 2931 and 2932 until the potential reaches the voltage 2929 shown in Figure 29B. Now tunneling occurs through the oxide 2933 as well as the oxide 2935 and charge is trapped within the region 2934. The amount of charge trapped depends on total current flow and the trapping efficiency of the region 2934.

30 To sense the presence of this charge, a potential is applied between lines 2937 and 2938 again to forward bias the diode defined by regions 2931 and 2932. However, this time the potential is in a range greater than the voltage 2928 shown in Figure 29B but less than the voltage 2929. If current in excess of a predetermined threshold flows, then it is known that charge is trapped in the region 2934. On the other hand, if such current flow does not occur, it is known that little or no charge has been stored in the layer. In this way it can be determined whether the cell is programmed or

not programmed for the binary data case. As previously mentioned, different levels of charge may be placed in the trapping layer 2934, and the voltage at which said current flow occurs (say between voltages 2928 and 2929) can be determined. This corresponds to the amount of charge in the layer 2934 that can be used to provide more than one bit of data from an individual cell.

It should be noted that during a read operation the read current passes through a programmed cell, and then passes through the region 2933, trapping region 2934 and the oxide region 2938. This is unlike the typical sensing that occurs where trapped charge is used to shift a threshold voltage in, for example, a field-effect transistor where the current does not pass through the trapped charge region itself when reading the state of the cell. As mentioned earlier, when the current does pass through the region 2934 for reading it, in effect, refreshes the cell; that is if the cell was originally programmed it will remain programmed when the data is read from the cell.

Care must be taken when reading data from the cell not to exceed a current represented by line 2924. If a current exceeds this limit, for example, 5000-10,000 amps/cm², one or both of the oxide regions 2933 or 2935 may be permanently damaged and may likely provide a short circuit or open circuit.

To erase the data in the cell the diode is reverse biased: that is, the anode is brought negative relative to the cathode. When sufficient potential is applied, the diode breaks down and (e.g., avalanches, Zeners, or punches through) and strips the charge from the region 2934. It may be necessary to float the substrate 2930 during erasing to prevent forward biasing the junction between layer 2932 and the substrate 2930. Other isolation methods such as shallow-trench isolation (STI) or silicon-on-insulator (SOI) may be used as well.

B. Three Terminal Cell in the Substrate

In Figure 31 the cell incorporates a field-effect transistor having a source and drain region and a gate 2946. Regions 2941 and 2942 are formed in alignment with gate 2946 in the substrate 2940 as is well-known in the art. A stack comprising an oxide region 2943, trapping region 2944 and oxide region 2945 are formed on region 2941. The regions 2943, 2944 and 2945 may be the same as regions 2933, 2934 or 2935 of Figure 30.

In this embodiment, rather than forward biasing a diode, a positive potential is applied to gate 2946 and contact 2948 is maintained positive relative to contact 2947. This is done for programming and reading of the cell. To erase the cell, contact 2948 is negative relative to contact 2947, causing trapped charge to be removed from the region 2944. For both the embodiments of Figures 30 and 31 it may be more desirable in some memory arrays to erase an entire array at one time through the substrate by reverse biasing, say, the region 2941 and substrate 2940. If desired, the cells of Figures 30 and 31 may be formed above the substrate rather than in the substrate and/or stacked in three dimensions.

C. Three-Dimensional Embodiment Employing Rail-Stacks

In U.S. application serial no. 09/560,626, filed April 28, 2000, and its co-pending continuation-in-part, U.S. application serial no. 09/814,727, filed on March 21, 2001 both assigned to the assignee of the present invention and entitled "Three-Dimensional Memory Array Method of Fabrication," a three-dimensional memory array fabricated on the substrate and employing rail-stacks is disclosed. The technology described in this patent application may be used to fabricate three-dimensional charge trapping or storage memories in accordance with the present embodiment of present invention, as discussed below.

In Figure 32, three full levels of a memory array are shown, specifically levels 2950, 2951 and 2952. Each level comprises a plurality of parallel, spaced-apart rail-stacks. Rail-stacks 3 and 5 of Figure 32 extend in a first direction and rail-stacks 4 and 6 extend in a second direction, typically perpendicular to the first direction. Each of the rail-stacks of Figure 32 includes a conductor or input/output at the center of the rail stack and semiconductor regions disposed on both sides of the conductor. For the embodiment of Figure 32, first alternate rail-stacks, for instance rail-stacks 3 and 5, are fabricated from n type polysilicon disposed on the conductors. The second alternate rail-stacks 4 and 6 have p- type polysilicon on the conductors.

More specifically, referring to rail stack 5, it includes the center conductor or input/output 2953, for instance, an aluminum or silicide conductor, n+ regions 2954 and 2956 disposed on both sides of the

conductor and n- regions 2955 and 2957 disposed on the regions 2954 and 2956, respectively. The n+ regions may be doped to a level of $>10^{19}\text{cm}^{-3}$ and the n- regions to a level of $5\times 10^{16}\text{--}10^{18}\text{cm}^{-3}$. Rail-stacks 4 and 6 again include a conductor or input/output, such as conductor 2960 with p+ regions disposed on both sides of the conductor shown as p+ regions 2961 and 2962 for one of the rail-stacks. The fabrication of these regions and the entire set of rail-stacks is described in the above-referenced application, which is hereby incorporated by reference herein.

In the above-referenced application, a blanket layer of an anti-fuse material is used between the rail-stacks. With the present invention three blanket layers are used between each level of rail-stacks. Specifically, layers 2963 are disposed between the rail-stacks 5 and 6 and layers 2964 between the rail-stacks 4 and 5. The layers 2963 and 2964 correspond to the layers 2933, 2934 and 2935 of, for example, Figure 30. Thus, layer 2964 comprises a dielectric (e.g., oxide) layer 2966 which may have a thickness of 1-5nm, and preferably 2-3nm, a trapping layer 2967 such as a silicon nitride layer which may have a thickness of 2-20nm, and preferably 3-10nm, and a dielectric (e.g., oxide) layer 2968 which may have a thickness similar to that of layer 2966. The materials described above for forming the regions 2933, 2934 and 2935 of Figure 30 apply to the layers 2966, 2967 and 2968 of Figure 32.

A cell in the array of Figure 32 occurs at the intersection of the rail-stacks. For the embodiment of Figure 32, the storage stack is disposed between the p and n regions of a diode. That is, the storage stack is embedded in the steering element. For example, conductor 2960 provides access to one of the cells through the p region 2961. The layers 2963 are disposed between the p region 2961 and n- region 2955. The other contact for this two terminal cell is through region 2954 onto conductor 2953.

The cells of Figure 32 are programmed, read and erased in the same manner as described above for the cell of Figure 30.

With the configuration of Figure 32 the diodes in adjacent pairs of memory array levels "point" to a common conductor. More specifically, referring to Figure 32, the illustrated cells at memory array level 2950 have their cathodes connected to conductor 2953. The illustrated cells in memory

level 2951 also have their cathodes connected to conductors 2953. This simplifies fabrication, programming, reading and erasing since the conductor 2953 serves two sets of cells.

In the above-referenced application there are several embodiments having different rail-stack configurations that may be used to fabricate a three-dimensional array using a preferred storage stack of the present invention.

D. Three-Dimensional Embodiment Employing Pillar Diode Structures

In U.S. patent 6,034,882 a three-dimensional memory array is disclosed employing a plurality of levels, each level having parallel, spaced-apart conductors. The conductors at the alternate levels are perpendicular to one another. Pillar structures are formed at the intersection of a conductor in adjacent levels. The structures, as described in the patent, are formed in alignment with the conductors. The fabrication technology described in this patent may be used to fabricate memory arrays employing the cell having a charge storage or trapping region of the present embodiment.

Referring to Figure 33 a single level of the three-dimensional memory is illustrated having a conductor or input/output 2981 at one level and a conductor 2980 at the next level in the array. A pillar structure is formed in alignment with the conductors 2980 and 2981. This pillar structure forms a cell in accordance with the present invention. Specifically, referring to Figure 33, the cell includes a steering element comprising a junction diode comprising the p+ region 2982, n- region 2983 and the storage stack. As shown in Figure 33 the storage stack comprises a tunnel oxide region 2984, a trapping region 2986 and a blocking oxide 2985.

As described in the above patent, the conductors 2980 and 2981 are shared with cells disposed above and below the single cell shown in Figure 33.

Figure 34 shows another embodiment where again there are spaced-apart, parallel conductors or input/output at one level such as conductor 2991 and parallel, spaced-apart conductors at the next level such as conductor 2990. A pillar structure is again fabricated between the conductors 2990 and 2991 as taught by the above-referenced patent. The

difference, however, between the structure of Figures 33 and 34 is that the storage stack comprising the blocking oxide 2993, trapping region 2994 and tunnel oxide 2995 is disposed between the p and n regions of the diode. Specifically, the p+ region 2992 of the diode is in contact with the blocking oxide 2993 and the n- region 2996 is in contact with the tunnel oxide 2995.

The thicknesses of the various regions shown in Figures 33 and 34 and the doping for the polysilicon diode may be similar to embodiments previously discussed in this application. The programming, reading and erasing of the structures of Figures 33 and 34 are also performed as described above for the other embodiments. For the embodiments of Figures 32, 33 and 34 the array of cells is disposed above a substrate with the peripheral circuits being formed in the substrate.

II. SELF-ALIGNED EEPROM TFT ARRAY

Another cell configuration that differs from pillar configuration is the self aligned TFT. The present inventors have realized that memory and logic cell area is enlarged by misalignment tolerances that are put into place to guarantee complete overlap between features on different layers. Thus, the present inventors have developed a fully aligned memory or logic cell structure which does not require misalignment tolerances. Therefore, such a cell structure has a smaller area per bit (i.e., per cell) and uses fewer mask steps. The fully aligned cell structure increases array density and decreases die size and cost. Furthermore, by optionally stacking the cells vertically in the Z-direction, the array density is further increased, which leads to further decreases in the die size and cost.

As described with respect to the preferred embodiments of the present invention, there are several different ways of achieving a fully aligned or self-aligned memory or logic cell. In cases of memory or logic cells containing an EEPROM, full alignment may be achieved by self alignment of the word line to the control gate. Preferably, the word line extends substantially parallel to the source-channel-drain direction of the EEPROM, while the bit line extends substantially perpendicular to the source-channel-drain direction of the EEPROM. In this configuration, bit line contact pads (i.e., source and drain electrodes) and bit line contact vias are not required because the bit lines

may be formed in self alignment with the EEPROM gate(s) directly on the source and/or drain regions of the EEPROMs. Furthermore, since the EEPROMs are fully self aligned, the bit and word lines may have a substantially planar upper surface, which improves the reliability of the device.

Preferably, the EEPROMs are TFTs arranged in a three dimensional virtual ground array (VGA) non volatile flash memory, where each vertically separated level is separated from an adjacent level by an interlayer insulating layer. However, the EEPROMs may be formed in a single level array or in a bulk semiconductor substrate. The preferred aspects of the present embodiment may also be applied to non volatile flash memory architectures other than VGA, e.g., to NOR-type memory and Dual String NOR (DuSNOR) memory. Furthermore, the present invention is not limited to TFT EEPROM flash memory arrays, and also encompasses other semiconductor devices within its scope. For example, the self aligned transistors may be MOSFETs in a bulk substrate or non-EEPROM TFTs formed over an insulating substrate. These self aligned transistors may be used as non-flash EEPROMs (i.e., EEPROMs where each transistor is erased separately), UV erasable PROMs (EPROMs), mask ROMs, dynamic random access memories (DRAMs), liquid crystal displays (LCDs), field programmable gate arrays (FPGA) and microprocessors.

Figures 37-44 illustrate a method of making a TFT EEPROM nonvolatile flash memory array 4001 according to the first preferred embodiment of the present invention.

First, a substrate having an insulating surface (i.e., a Silicon-On-Insulator (SOI) substrate) is provided for the formation of the memory array. The substrate may comprise a semiconductor (i.e., silicon, GaAs, etc.) wafer covered with an insulating layer, such as a silicon oxide or nitride layer, a glass substrate, a plastic substrate, or a ceramic substrate. In a preferred aspect of the first embodiment, the substrate is a monocrystalline bulk silicon substrate that has received prior processing steps, such as forming CMOS (complementary metal oxide semiconductor) transistors in the substrate. The CMOS transistors may comprise peripheral or driver circuitry for the memory array. In the most preferred aspect, the circuitry comprises row and column address decoders, column input/outputs (I/O's), and other logic circuitry.

However, if desired, the driver circuitry may be formed on an insulating substrate, such as a silicon-on-insulator substrate, a glass substrate, a plastic substrate, or a ceramic substrate. The silicon-on-insulator substrate may be formed by any conventional method, such as wafer bonding, Separation by
5 Implantation of Oxygen (SIMOX), and formation of an insulating layer on a silicon substrate. After the peripheral circuitry is completed, an interlayer insulating layer 4003 is conformally deposited over the circuitry as shown in Figure 37. The interlayer insulating layer 4003 may comprise one or more of
10 any suitable insulating layers, such as silicon oxide, silicon nitride, silicon oxynitride, PSG, BPSG, BSG, spin-on glass and/or a polymer dielectric layer (such as polyimide, etc.). The interlayer insulating layer 4003 is preferably planarized using chemical-mechanical polishing (CMP), but in other embodiments can be planarized by etch back and/or any other means.

A semiconductor active area layer 4005 is then deposited over the
15 insulating layer 4003 to complete the SOI substrate. The semiconductor layer will be used for the transistor active areas. Layer 4005 may have any desired thickness, such as 20 to 120 nm, preferably 70 nm, and is chosen so that in depletion regime the space charge region below the transistor gate extends over the entire layer. Preferably, the semiconductor layer 4005
20 comprises an amorphous or polycrystalline silicon layer doped with first conductivity type dopants. For example, layer 4005 may be p-type doped by in-situ doping during deposition, or after deposition by ion implantation or diffusion.

If desired, the crystallinity of the semiconductor layer 4005 may be
25 improved by heating the layer 4005. In other words, an amorphous silicon layer may be recrystallized to form polysilicon or a grain size of a polysilicon layer may be increased. The heating may comprise thermal or laser annealing the layer 4005. If desired, catalyst induced crystallization may be used to improve the crystallinity of layer 4005. In this process, a catalyst element
30 such as Ni, Ge, Mo, Co, Pt, Pd, a silicide thereof, or other transition metal elements, is placed in contact with the semiconductor layer 4005. Then, the layer 4005 is thermally and/or laser annealed. During the annealing, the catalyst element either propagates through the silicon layer leaving a trail of large grains, or serves as a seed where silicon crystallization begins. In the
35 latter case, the amorphous silicon layer then crystallizes laterally from this seed by means of solid phase crystallization (SPC).

It should be noted that the deposition of amorphous or polysilicon layer 4005 may be omitted if a single crystal SOI substrate is used. In this case, using the SIMOX method, oxygen ions are implanted deep into a single crystal silicon substrate, forming a buried silicon oxide layer therein. A single crystal silicon layer remains above the buried silicon oxide layer.

Next, the surface of the active area layer 4005 is preferably cleaned from impurities and a native oxide is removed. A charge storage region 4007 is then formed on the layer 4005. In the first preferred embodiment of the present invention, the charge storage region 4007 comprises an oxide-nitride-oxide (ONO) dielectric triple layer. This dielectric comprises a first (bottom) SiO_2 layer, also called a tunnel oxide, a charge storage $\text{Si}_3\text{N}_{4-x}\text{O}_{1.5x}$ layer, where x is 0 to 1, and a second (top) SiO_2 layer, also called a blocking oxide. The tunnel oxide is either grown by thermal oxidation on the active area layer 4005, or deposited over the active area layer by atmospheric pressure, low pressure or plasma enhanced chemical vapor deposition (APCVD, LPCVD or PECVD) or other means. The tunnel oxide has a thickness of 1.5 nm to 7 nm, preferably 4.5 nm. The charge storage silicon nitride or silicon oxynitride ($\text{Si}_3\text{N}_{4-x}\text{O}_{1.5x}$) layer is deposited over the tunnel oxide, and its thickness is at least 5 nm, preferably 5-15 nm, most preferably 6 nm. The blocking oxide layer is arranged on the surface of the charge storage layer and has a thickness of 3.5 nm to 9.5 nm, preferably 5.0 nm. The charge storage and blocking layers may be deposited by APCVD, LPCVD, PECVD, or other means, such as sputtering.

It should be noted that different materials and different layer thicknesses may be used as desired. For example, the charge storage layer need not necessarily be formed from $\text{Si}_3\text{N}_{4-x}\text{O}_{1.5x}$. For example, in an alternative aspect of the first embodiment, the charge storage layer may be formed from a plurality of electrically isolated nanocrystals, such as silicon, tungsten or aluminum nanocrystals dispersed in a silicon oxide, nitride or oxynitride insulating layer. If a nanocrystal charge storage layer is used, then the tunnel and/or the blocking oxide layers may be omitted if desired.

After the charge storage region 4007 (i.e., the ONO dielectric) formation, a first gate layer 4009 is deposited over the charge storage region. The first gate layer 4009 may comprise any conductive layer, such as n^+ -doped polysilicon. Such a polysilicon layer may have any appropriate

thickness, such as 50 to 200 nm, preferably 100 nm, and any appropriate dopant concentration, such as 10^{19} - 10^{21} cm⁻³, preferably 10^{20} cm⁻³.

If desired, an optional protective layer 4011, such as a protective silicon oxide layer, is formed on the surface of the first gate layer 4009. Layer 4011 may have any appropriate thickness, such as, for example 3-10 nm, preferably 5 nm. Materials other than silicon oxide may be used for layer 4011, if desired.

A sacrificial blocking layer 4013 is then deposited over the protective layer 4011. In a preferred aspect of the first embodiment, the blocking layer is made of any conductive or insulating material which may be selectively etched with respect to other layers of the device. Preferably, the blocking layer 4013 comprises a silicon nitride layer. The blocking layer may have any thickness. Preferably the blocking layer 4013 has the thickness that is desired for the whole control gate or an upper part of a control gate, as will be described in more detail below. For example, layer 4013 has a thickness of 100 to 250 nm, preferably 160 nm. Figure 37 shows the device cross section at this stage of processing.

Next, a bit line pattern is transferred to the in process device wafer or substrate using a reverse bit line mask, as shown in Figure 38. In this mask, clear areas define the bit lines, and the opaque (i.e., dark) areas define the space between the bit lines. For example, a positive photoresist layer (not shown in Figure 38) is formed over the blocking layer 4013 and then exposed through the reverse bit line mask and developed. Of course, if a negative photoresist is used, then the clear and the opaque areas of the mask are reversed.

The mask features are etched into the blocking nitride 4013, the protective oxide 4011, and the first gate layer 4009, using the photoresist layer as a mask, to form a plurality of gate stacks 4015. The ONO dielectric 4007 serves as an etch stop layer. Then, the photoresist layer is stripped from the patterned gate stacks 4015. The photoresist may be removed after the blocking nitride 4013 is etched, in which case the nitride may be used as a hard mask for etching the first gate layer 4009. The gate stacks 4015 include a patterned first gate electrode 9, an optional protective oxide 4011

and a patterned blocking layer 4013. If desired, a thin layer of silicon nitride, oxynitride or oxide is grown to seal the first gate electrode 4009 sidewalls.

Transistor source and drain regions 4017 are formed by self-aligned ion implantation, using the gate stacks 4015 as a mask. The photoresist layer may be left on the gate stacks during this implantation or removed prior to the implantation. The ion implantation is carried out through the ONO dielectric 4007. However, if desired, the portions of the ONO dielectric 4007 between the gates 4009 may be removed prior to the ion implantation.

Channel regions 4019 of the active layer 4005 are located below the gate electrodes 4009. The regions 4017 are doped with a second conductivity type dopant different from the first conductivity type dopant of the channels 4019. Thus, if the channels 4019 are p-type doped, then the source and drain regions 4017 are n-type doped, and vice-versa. Figure 38 shows the device at this stage in the processing.

It should be noted that in a memory array, the designations "source" and "drain" are arbitrary. Thus, the regions 4017 may be considered to be "sources" or "drains" depending on which bit line a voltage is provided. Furthermore, since no field oxide regions are preferably used in this memory array, each region 4017 is located between two gate electrodes 4009. Therefore, a particular region 4017 may be considered to be a "source" with respect to one gate 4009, and a "drain" with respect to the other gate 4009.

Next, gate stack sidewall spacers 4021 are formed on the sidewalls of the gate stacks 4015, as shown in Figure 39. Preferably, the spacers 4021 comprise silicon oxide, if the blocking layer 4013 comprises silicon nitride. However, the spacers may comprise any material which allows the blocking layer 4013 material to be selectively etched without substantially etching the spacers 4021. For example, the spacers 4021 may comprise silicon nitride if the blocking layer 4013 comprises silicon oxide. The spacers 4021 are preferably formed by conformal deposition of a silicon oxide layer over the stacks 4015, followed by an anisotropic oxide etch. The spacer etch process concludes with an etch process for the ONO dielectric to expose the source and drain regions 4017. Doping in the source and drain regions 4017 may be increased at this time by additional self-aligned ion implantation, using the gate stacks 4015 and spacers 4021 as a mask, if desired. If so, the

implantation before spacer formation may be used to form lightly doped source/drain (LDD) extensions.

The salicide process is then used to form silicide regions 4023 in the silicon source and drain regions 4017 in a self-aligned fashion. The salicide process comprises three steps. First a layer of metal, such as Ti, W, Mo, Ta, etc., or a transition metal such as Co, Ni, Pt or Pd is blanket deposited over the exposed regions 4017, the sidewall spacers 4021 and the blocking layer 4013 of the gate stacks 4015. The device is annealed to perform a silicidation by direct metallurgical reaction, where the metal layer reacts with the silicon in regions 4017 to form the silicide regions 4023 over regions 4017. The unreacted metal remaining on the spacers 4021 and the blocking layer 4013 is removed by a selective etch, e.g., by a piranha solution. The silicide regions 4023 and the doped silicon regions 4017 together comprise the bit lines 4025. Figure 39 shows the device at this stage in fabrication.

A conformal insulating layer 4027 is then deposited to fill the trenches above the bit lines 4025 and between the sidewall spacers 4021. The insulating layer 4027 may comprise any insulating material, such as silicon oxide, silicon oxynitride, PSG, BPSG, BSG, spin-on glass, a polymer dielectric layer (such as polyimide, etc.), and/or any other desired insulating material that is different than the material of the blocking layer 4013. The insulating layer 4027 is then planarized using chemical-mechanical polishing (CMP), etch back and/or any other means to expose the upper surface of the silicon nitride blocking layer 4013 on the gate stacks 4015. Figure 40 shows the device after the planarization step.

Next, the blocking silicon nitride layer 4013 is etched selectively without substantially etching the spacers 4021 and the insulating layer 4027. The protective oxide layer 4011, if present, is then removed by etching it from the upper surface of the first gate electrodes 4009 in the stacks 4015. These etching steps form a gate contact via 4029 above each gate 4009, as shown in Figure 41. The width of the gate contact via 4029 is substantially the same as the width of the first gate electrode 4009 because the via sidewalls are the inner sidewalls of the sidewall spacers 4021. Therefore, the gate contact vias 4029 are self aligned to the gates 4009 because the vias 4029 are bounded by the sidewall spacers 4021 which extend above the

gates 4009. No photolithographic masking steps are needed to form the gate contact vias 4029.

5 A second gate electrode conductive material 4031 is then deposited over the entire device, as shown in Figure 42. Preferably, the material 4031 comprises a multilayer stack comprising a first n^+ -doped polysilicon layer 4033, a silicide layer 4035 (such as a TiSi or WSi, etc) and a second n^+ -doped polysilicon layer 4037. The polysilicon layers 4033 and 4037 are preferably 100-300 nm thick, such as 200 nm thick. The silicide layer 4035 is preferably 50 to 100 nm thick, such as 60 nm thick. Alternatively, the
10 second gate material can also be formed from a single layer of silicide, metal, or any other combination of heavily doped amorphous or polycrystalline silicon, silicide, and metal that makes a good ohmic contact with the first gate electrodes 4009.

15 Next, a photoresist layer (not shown) is applied over the material 4031 and is exposed through the word line mask and developed. The photoresist layer is used as a mask to etch the second gate electrode material 4031 to form a plurality of word lines 4041. The ONO stack 4007 and the exposed active area layer 4005 are then etched using the word lines 4041 as a mask. The photoresist layer may be left on the word lines 4041 during this etching
20 step or it may be removed prior to this etching step. The bottom insulating layer 4003 under the active area layer 4005 and the intergate insulating layer 4027 over the bit lines 4025 serve as etch stop layers. Thus, the second gate electrode material 4031 is patterned into a plurality of word lines 4041 which overlie the intergate insulating layer 4027 as shown in Figure 43, and
25 into upper portions 4043 of the first gate electrodes, where the material 4031 extends into the vias 4029, as shown in Figure 44. Figure 43 is a cross section along line A-A in Figure 42 and Figure 44 is a cross section along line B-B in Figure 42. Therefore, the word lines 4041 are self aligned to the control gates 4009/4043, since a photolithography step is not required
30 to align the word lines to the gates.

If desired, the exposed active area 4005 and gate electrode 4009/4043 sidewalls may be optionally sealed by growing a thin layer of silicon nitride or oxide on them, for example by thermal nitridation or oxidation. This completes construction of the memory array. An insulating

layer is then deposited, and if necessary planarized, over the word lines 4041.

The word line photolithography step does not require misalignment tolerances, since the word lines are patterned using the same mask as the charge storage regions 4007 and the active layer 4005 (i.e., channel regions 4019) of each TFT in the cell. Therefore, the word lines 4041 are not only self aligned to the control gate 4009/4043 of the TFT EEPROM by being deposited in the self aligned vias 4029, but the word lines 4041 are also self aligned to the charge storage regions 4007 and the channel regions 4019 of each memory cell. By using a fully self aligned memory cell, the number of expensive and time consuming photolithography steps is reduced. Furthermore, since no misalignment tolerances for each cell are required, the cell density is increased. Another advantage of the device of the first embodiment is that since a thick intergate insulating layer 4027 is located between the bit lines 4025 and the word lines 4041, the parasitic capacitance and a chance of a short circuit between the bit lines and the word lines are decreased.

Figures 45 and 46 illustrate a method of making a TFT EEPROM nonvolatile flash memory array according to the second preferred embodiment of the present invention. The method of the second preferred embodiment is the same as that of the first embodiment illustrated in Figures 37-44, except that the sacrificial blocking layer 4013 is omitted.

Figure 45 illustrates an in-process semiconductor device 4100 according to the second preferred embodiment. The device 4100 illustrated in Figure 45 is at the same stage in processing as the device 4001 in Figure 40. The device 4100 contains the interlayer insulating layer 4103, the active layer 4105, the charge storage region 4107 (e.g., an ONO stack or isolated nanocrystals), source and drain regions 4117, channel regions 4119, silicide regions 4123 and bit lines 4125.

The gate electrode 4109 of the device 4100 is made thicker than the gate electrode 4009 in the first embodiment. For example, the gate electrode 4109 may have any appropriate thickness, such as 160 to 360 nm, preferably 260 nm. Since the blocking 4013 layer is omitted, the gate sidewall spacers 4121 are formed on the patterned gate electrode 4109

covered by a protective silicon oxide layer (not shown) after the formation of the source and drain regions 4117. The sidewall spacers 4121 extend to the top of the gate electrode 4109. The silicide regions 4123 are then formed on the source and drain regions 4117 by depositing a metal layer and reacting the metal layer with the source and drain regions 4117. No silicide is formed on the gate electrode 4109, which is covered by the silicon oxide protective layer, and on the sidewall spacers 4121. The insulating layer 4127 is then deposited between the sidewall spacers 4121 and over the gate electrodes 4109. Preferably, the layer 4127 is silicon oxide, but may comprise any other insulating material, as in the first embodiment. Layer 4127 is then planarized to expose the upper surface of the gate electrode 4109. The insulating layer 4127 is preferably planarized by CMP, but may be planarized by etch back and/or any other means. During the planarization, the protective silicon oxide layer is also removed to expose the upper surface of the gate electrode 4109, as shown in Figure 45.

Since the selective nitride blocking layer 4013 etch step is not performed in the second embodiment, the spacers 4121 may be composed of silicon nitride, rather than silicon oxide. Silicon nitride spacers are advantageous because they conform to the underlying topography better than oxide spacers. The spacers 4121 and the gate 4109 may act as a polish or etch stop during the planarization of layer 4127.

After the gate electrodes 4109 are exposed, the memory array of the second preferred embodiment is completed just like the array in the first preferred embodiment. As in the first embodiment, one or more conductive layers is/are deposited directly over the tops of the sidewall spacers 4121 and exposed gate electrodes 4109. For example, the conductive layers may comprise a silicide 4135 layer between polysilicon layers 4133 and 4137. As shown in Figure 46, the conductive layer(s) is/are then patterned to form a plurality of word lines 4141, which contact the exposed gate electrodes 4109. During the same patterning step, the charge storage region 4107 and the active layer 4105 are also patterned, as in the first embodiment. Therefore, the word lines 4141 are self aligned to the control gate electrodes 4109, since a photolithography step is not required to align the word lines to the gates.

If desired, the exposed active area 4105 and gate electrode 4109 sidewalls may be optionally sealed by growing a thin layer of silicon nitride or oxide on them, for example by thermal nitridation or oxidation. This completes construction of the memory array. An insulating layer is then
5 deposited, and if necessary planarized, over the word lines 4141.

The word line photolithography step does not require misalignment tolerances, since the word line is patterned using the same mask as the charge storage regions 4107 and the active layer 4105 of each TFT in the cell. Therefore, the word lines 4141 are not only self aligned to the control
10 gate 4109 of the TFT EEPROM by being deposited directly over the exposed upper surfaces of the gates 4109 and spacers 4121, but the word lines 4141 are also self aligned to the charge storage regions 4107 and the channel regions 4119 of each memory cell. By using a fully self aligned memory cell, the number of expensive and time consuming photolithography
15 steps is reduced. Since no misalignment tolerances are required, the cell density is increased. Furthermore, eliminating blocking nitride deposition and selective etch steps of the first embodiment, reduces the step count by three, which simplifies the process flow.

Figure 47 illustrates a TFT EEPROM nonvolatile flash memory array
20 4200 according to the third preferred embodiment of the present invention. The device and method of the third preferred embodiment are the same as that of the first or the second embodiments illustrated in Figures 37-46, except that the charge storage region comprises an electrically isolated floating gate rather than the ONO stack or isolated nanocrystals as in the first
25 or the second preferred embodiment.

As shown in Figure 47, the non-volatile transistor (i.e., the TFT EEPROM) is constructed as a floating-gate field effect transistor. In this case, the dielectric triple layer consisting of the ONO stack or the oxide layer containing electrically isolated nanocrystals is replaced with a tunnel
30 dielectric, such as tunnel silicon oxide layer 4206. The tunnel oxide 4206 has a thickness of 5 to 10 nm, preferably 7 nm. The tunnel oxide layer 4206 is formed over the active area 4205, as in the first and second embodiments.

The first gate electrode 4209 is formed and patterned on the tunnel oxide layer 4206, as in the first and second embodiments. However, in the

third embodiment, the first gate electrode 4209 comprises a floating gate rather than a control gate. The floating gate 4209 is self-aligned to the transistor channel 4219, as in the first and second embodiments.

The device illustrated in Figure 47 is at the same stage in processing as the device in Figure 42. The device contains the substrate 4203, the source and drain regions 4217, channel regions 4219, sidewall spacers 4221 adjacent to floating gate 4209 sidewalls; silicide regions 4223, bit lines 4225 and insulating layer 4227.

The other deviation from the first and second embodiments is the formation of a control gate dielectric 4212 over the floating gate 4209, as shown in Figure 47. The control gate dielectric may have any appropriate thickness, such as 8 to 20 nm, preferably 12 nm. The control gate dielectric 4212 may be grown on the control gate by thermal oxidation or deposited by CVD or other means. The control gate dielectric may comprise silicon oxide, silicon nitride, silicon oxynitride, or an ONO stack. The control gate 4243 and word lines 4241 are then deposited and patterned over the control gate dielectric 4212 as in the first and second preferred embodiments to complete the device shown in Figure 47. The control gate dielectric 4212 and the control gate 4243 are located inside the sidewall spacers 4221.

Figures 48A-C and 49A-C illustrate two alternative preferred methods of making one TFT (i.e., one cell) in the device 4200 shown in Figure 47. According to the first preferred method, a gate stack 4215 comprising a floating gate 4209, a protective layer 4211 and an optional sacrificial blocking layer 4213 are formed over the tunnel dielectric 4206. The source and drain regions 4217 are implanted into the active area 4205 using the gate stack 4215 as a mask, such that a channel region 4219 is formed below the tunnel dielectric 4206. Then, sidewall spacers 4221 are formed over the gate stack 4215. An insulating layer 4227 is formed adjacent to the spacers and planarized to expose the blocking layer 4213, as shown in Figure 48A.

Then, as shown in Figure 48B, the protective layer 4211 and the blocking layer 4213 are removed by etching. This forms the gate contact via 4229. The via 4229 sidewalls are the sidewall spacers 4221 which extend above the floating gate 4209.

A control gate dielectric 4212 is then formed, for example, by thermal oxidation, on the exposed floating gate 4209 inside the via 4229 as shown in Figure 48C. Then, one or more conductive layers are deposited over the gate contact via 4229 and the insulating layer 4227. These layer(s) are patterned to form a control gate 4243 in the via 4229 and a word line 4241 above layer 4227. The control gate dielectric 4212 separates the control gate 4243 from the floating gate 4209.

According to the second preferred method, a gate stack 4215 comprising a floating gate 4209, the control gate dielectric 4212 and a sacrificial blocking layer 4213 are formed over the tunnel dielectric 4206. The source and drain regions 4217 are implanted into the active area 4205 using the gate stack 4215 as a mask, such that a channel region 4219 is formed below the tunnel dielectric 4206. Then, sidewall spacers 4221 are formed over the gate stack 4215. An insulating layer 4227 is formed adjacent to the spacers and planarized to expose the blocking layer 4213, as shown in Figure 49A.

Then, as shown in Figure 49B, the blocking layer 4213 is removed by etching to expose the control gate dielectric 4212. This forms the gate contact via 4229. The via 4229 sidewalls are the sidewall spacers 4221 which extend above the floating gate 4209 and the dielectric 4212. The blocking layer 4213 may consist of a heavily doped polysilicon, in which case it may be left in the via 4229, if desired.

As shown in Figure 49C, one or more conductive layers are deposited over the gate contact via 4229 and the insulating layer 4227. These layer(s) are patterned to form a control gate 4243 in the vias 4229 and a word line 4241 above layer 4227. The control gate dielectric 4212 separates the control gate 4243 from the floating gate 4209.

In the methods of Figures 48A-C and 49A-C, the word line 4241 is self aligned to the control gate 4243, to the control gate dielectric 4212 and to the floating gate 4209.

Figure 50 illustrates a TFT EEPROM nonvolatile flash memory array 4300 according to a first preferred aspect of the fourth preferred embodiment of the present invention. The device and method of the fourth preferred embodiment is the same as that of the third preferred embodiment

illustrated in Figure 47, except that the control gate dielectric is located above the sidewall spacers. Furthermore, the blocking layer 4213 is omitted. As shown in Figure 50, the sidewall spacers 4221 extend to the top of the floating gate 4209, similar to the device of the second preferred embodiment.

5 The control gate dielectric 4212 is deposited over the floating gates 4209, the sidewall spacers 4221, and the insulating layer 4227. The word line 4241 is then deposited and patterned over the control gate dielectric 4212, as in the first and second preferred embodiments. In the device of Figure 50, the word line 4241 acts both as a word line and as a control gate. Thus, a

10 separate control gate may be omitted. The word line 4241 is self aligned to the floating gates 4209. The word line 4241 may comprise one or more layers, such as the silicide layer 4235 between polysilicon layers 4233 and 4237.

Figure 51 illustrates a TFT EEPROM nonvolatile flash memory array 4300 according to the second preferred aspect of the fourth preferred embodiment of the present invention. The device and method of this preferred aspect are the same as those illustrated in Figure 50, except that an upper portion of the floating gate extends above the sidewall spacers. The device illustrated in Figure 51 is at the same stage in processing as the

15 4300 according to the second preferred aspect of the fourth preferred embodiment of the present invention. The device and method of this preferred aspect are the same as those illustrated in Figure 50, except that an upper portion of the floating gate extends above the sidewall spacers. The device illustrated in Figure 51 is at the same stage in processing as the

20 device in Figures 47 and 50. As shown in Figure 51, the device contains the interlayer insulating layer 4303, the tunnel dielectric 4306, the source and drain regions 4317, channel regions 4319, silicide regions 4323, bit lines 4325 and insulating layer 4327.

The device illustrated in Figure 51 includes the processing steps illustrated in Figures 48A-B and described above. Thus, a lower portion of the floating gate 4309 is exposed in a gate contact via 4329 between the sidewall spacers 4321 which extend above the lower portion of the floating gate, similar to that shown in Figure 48B. However, instead of forming a control gate dielectric 4312 in the via 4329, an upper portion of the floating

25 gate 4310 is deposited in the via. The upper portion of the floating gate 4310 is formed by depositing a conductive layer, such as a doped polysilicon layer, over the vias 4329, the spacers 4321 and the insulating layer 4327, such that it contacts the exposed lower portion of the floating gate 4309 in the via 4329. The conductive layer is patterned using photolithography into

30 an upper floating gate portion 4310 such that it extends vertically above the sidewall spacers 4321. Preferably, the conductive layer also extends

35

horizontally above the spacers 4321. Thus, the upper gate portions 4310 have a "T" shape. Then, the control gate dielectric 4312 is formed on the exposed upper surface of the upper portion of the floating gate 4310 by thermal growth, CVD and/or various other deposition techniques (such as sputtering, etc.). One or more conductive layers 4333, 4335, 4337 are then deposited over the control gate dielectric 4312 and are patterned into word lines 4341. The conductive layers may be, for example, a silicide layer 4335 sandwiched between doped polysilicon layers 4333, 4337, as in the first preferred embodiment. In the fourth preferred embodiment, the word lines 4341 serve as the control gates of the TFTs. Since the top surface of the floating gate 4309/4310 in the fourth embodiment is larger than in the third embodiment, the area between the floating gate and the control gate/word line is increased in the TFT of the fourth embodiment compared to the third embodiment. The increase in area between the floating gate and the control gate/word line is advantageous because it increases the capacitive coupling between the floating gate and the control gate/word line.

In a preferred aspect of the fourth embodiment, the top surface of the upper portion of the floating gate 4310 is textured or roughened to further increase the capacitive coupling between the floating gate and the control gate/word line. For example, at least the upper portion of the floating gate 4310 may be made of hemispherical grain silicon (HSG), or the upper surface of the floating gate may be roughened by etching or coarse polishing. In other words, the upper portion of the floating gate may be textured or roughened similar to the texturing or roughening methods used to texture or roughen bottom conductive plates of DRAM capacitors.

While the first through fourth preferred embodiments describe and illustrate a TFT EEPROM nonvolatile flash memory array, the present invention should not be considered to be so limited. For example, rather than a self aligned word line in a TFT EEPROM array, any gate line may be self aligned to a MOSFET (i.e., metal oxide semiconductor field effect transistor) gate according to the preferred embodiments of the present invention. Furthermore, the EEPROM array may be formed in a bulk silicon substrate rather than over an interlayer insulating layer.

The first through the fourth preferred embodiments describe and illustrate a cross-point array of word lines and bit lines at a horizontal level

and a method of making thereof. Each memory cell consists of a single programmable field effect transistor (i.e., TFT), with its source and drain connected to the j^{th} bit line and the $(j+1)^{\text{st}}$ bit line, respectively, and a control gate being either connected to or comprising the k^{th} word line. This memory arrangement is known as the NOR Virtual Ground (NVG) Array (also referred to as VGA). If desired, the memory array may also be arranged in non volatile flash memory architectures other than VGA, such as NOR-type memory or Dual String NOR (DuSNOR) memory, for example. The DuSNOR architecture, where two adjacent cell strings share a common source line but use different drain lines, is described in K. S. Kim, et al., IEDM-95, (1995) page 263, incorporated herein by reference. The DuSNOR memory may be fabricated using the same process as the VGA memory, except that an additional masking step is used to pattern the active area layer to separate the drain regions of adjacent cells. The process sequence of the first through third preferred embodiments of the present invention requires only two photolithographic masking steps. One masking step is for gate patterning / self aligned bit line formation. The other masking step is for word line patterning. The methods of the preferred embodiments of the present invention exploit self-alignment to reduce alignment tolerances between the masks. The memory cell area achieved with the foregoing process is about $4F^2$, where F is the minimum feature size (i.e. 0.18 microns in a 0.18 micron semiconductor process). The term "about" allows for small deviations (10% or less) due to non-uniform process conditions and other small deviations from desired process parameters. If the charge storage medium used in the transistor is not conductive, e.g., it is formed from nitride or oxy-nitride (i.e. using the ONO charge storage medium), or electrically isolated nanocrystals, the localized nature of charge storage can be exploited to store two bits per cell. In this case, the effective cell area per bit equals about $2F^2$.

The NVG array of the first through fourth preferred embodiments is very suitable for vertical stacking of horizontal planar NVG arrays. Figure 52 illustrates a three dimensional memory array 4400 according to a fifth preferred embodiment of the present invention. The three dimensional memory array contains a three dimensional array of TFT EEPROMs made according to the first, second, third or fourth preferred embodiment. Each TFT EEPROM contains a channel 4419, source and drain regions 4417, a control gate 4443, control gate sidewall spacers (not shown for clarity in

Figure 52) and a charge storage region 4407 between the channel and the control gate 4409. The charge storage region may comprise an ONO dielectric, isolated nanocrystals or a floating gate.

5 The memory array also contains a plurality of bit line columns 4425, each bit line contacting the source or the drain regions 4417 of a plurality of TFT EEPROMs. The columns of the bit lines 4425 extend substantially perpendicular to the source-channel-drain-direction of the TFT EEPROMs (i.e., a small deviation from the perpendicular direction is included in the term "substantially perpendicular"). It should be noted that the columns of the bit
10 lines 4425 may extend substantially perpendicular to the source-channel-drain direction of the TFT EEPROMs throughout the entire array 4400 or only in a portion of the array 4400. The bit lines in each device level are shaped as rails which extend under the intergate insulating layer. The bit lines include the buried diffusion regions formed during the source and drain
15 doping steps and the overlying silicide layers. The source and drain regions are formed in the bit lines where the word lines intersect (i.e., overlap) the bit lines and the doped regions are located adjacent to the EEPROM channel regions.

The memory array also includes a plurality of word line rows 4441.
20 Each word line contacts the control gates 4443 of a plurality TFT EEPROMs 4400 (or the word lines comprise the control gates). The rows of word lines extend substantially parallel to the source-channel-drain direction of the TFT EEPROMs (i.e., a small deviation from the parallel direction is included in the term "substantially parallel"). It should be noted that the rows of the word
25 lines 4441 may extend substantially parallel to the source-channel-drain direction of the TFT EEPROMs throughout the entire array 4400 or only in a portion of the array 4400. The plurality of word lines 4441 are self aligned to the control gates 4443 of the array of TFT EEPROMs (or the word lines themselves comprise the control gates). If floating gates, but not control
30 gates are included in the array, then the word lines are self aligned to the floating gates and to the control gate dielectric.

Each device level 4445 of the array is separated and decoupled in the vertical direction by an interlayer insulating layer 4403. The interlayer insulating layer 4403 also isolates adjacent word lines 4441 and adjacent
35 portions of the active areas 4405 below the respective word lines 4441 in

each device level 4445. The effective cell area per bit in the resulting three dimensional memory array is about $2F^2/N$, where N is the number of device levels (i.e., $N=1$ for a two dimensional array and $N > 1$ for a three dimensional array). The array of nonvolatile memory devices 4400 comprises a monolithic three dimensional array of memory devices. The term "monolithic" means that layers of each level of the array were directly deposited on the layers of each underlying level of the array. In contrast, two dimensional arrays may be formed separately and then packaged together to form a non-monolithic memory device.

Each cell in one level 4445 of the memory array can be formed using only two photolithographic masking steps. However, additional masking steps may be needed to form contacts to the bit lines 4425. In a sixth preferred embodiment of the present invention, a conductive layer is formed over the array of memory devices. The conductive layer is then patterned to form a plurality of word lines or word line contact layers and at least one bit line contact layer which contacts at least one of the plurality of the bit lines. Thus, a separate bit line contact deposition and patterning step may be avoided, since the same conductive layer may be patterned to form the word lines / word line contacts and the bit line contacts. Of course, if desired, the word lines / word line contacts and the bit line contacts may be made from different materials and/or patterned using different masks.

Figure 53 illustrates a bit line contact 4447 according to one preferred aspect of the sixth preferred embodiment. In Figure 53, a first doped polysilicon layer 4433 is formed over the inter-gate insulating layer 4427. A bit line contact via 4449 is then formed in the insulating layer 4427 in which a top portion of the bit line 4425 is exposed. A silicide layer 4435 and a doped polysilicon layer 4437 are then deposited, such that the silicide layer 4435 contacts the bit line 4425 through the via hole. The layers 4433, 4435 and 4437 are then photolithographically patterned using the same mask to form both the plurality of word lines 4441 and a plurality of bit line contacts 4447. An upper interlayer insulating layer 4403 is then formed over the word lines 4441 and bit line contacts 4447. Word line contact vias 4451 and bit line contact layer contact vias 4453 are formed in the insulating layer 4403 for formation of further contacts. It should be noted that the word lines 4441 and the bit line contact layer 4447 are not limited to the materials described. The layers 4441 and 4447 may comprise one or more

polysilicon, silicide or metal layers. Furthermore, while the gate line 4441 and the contact 4447 are located in the same level of the device, the contact 4447 may extend into a lower level of the array to contact a bit line or a word line in the lower level of the array, if desired.

5 **Figure 54** illustrates a bit line contact 4547 according to another preferred aspect of the sixth preferred embodiment. In this embodiment, at least one bit line contact via 4549 extends through at least one interlayer insulating layer 4503 between different levels of the array. In **Figure 54**, the word line 4541 is first patterned and an interlayer insulating layer 4503 is
10 deposited thereon. Word line contact vias 4551 and bit line contact vias 4549 are formed in the insulating layer 4503. The bit line contact via 4549 extends through the intergate insulating layer 4527 to the bit line 4525, which comprises the doped region 4417 and the silicide region 4423.

 Then one or more conductive layers, such as silicide layer 4555 and
15 doped polysilicon layer 4557 are deposited on the interlayer insulating layer 4503 and in the vias 4551 and 4549. The one or more conductive layer(s) 4555, 4557 are then photolithographically patterned using the same mask to form both a word line contact 4559, the bit line contact 4547, and plurality of word lines in the memory layer above the memory layer shown.

20 The word line and bit line contacts can reach down to lower levels, e.g., every other lower level, or several lower levels at the same time. Thus, in **Figure 54**, the bit line contact 4547 and the word line contact 4559 are formed in the $N+1$ level of the array, and extend to the word lines 4541 and the bit lines 4525 in the N th level of the array. The word line contacts and bit
25 line contacts connect the word lines and the bit lines with the peripheral circuits located in the semiconductor substrate below the first device level of the array (or located elsewhere in the array, such as above or within the array, but preferably at least in part vertically integrated or aligned with the array). Landing pads are made in level $N+1$ conductor for the next level
30 contacts.

Figures 55 through 61 illustrate a method of making a TFT EEPROM nonvolatile flash memory array according to the seventh preferred embodiment of the present invention. The method of the seventh preferred embodiment starts in the same way as that of the first, second, third, or

fourth embodiments illustrated in Figures 37-51, except that a sacrificial dummy block which holds the place of the gate electrode is used in the process. A transistor formed by this method is called a replacement-gate transistor. The array made by the seventh preferred embodiment may be
5 formed as three dimensional array shown in Figure 52, having an effective cell area per bit of about $2F^2/N$.

As in the previously described embodiments, the process starts with a deposition of a semiconductor active area, such as an amorphous silicon or polycrystalline silicon layer 4605 over an interlevel insulating layer 4603, as
10 shown in Figure 55. Then, a plurality of sacrificial dummy blocks 4604 are formed over the active layer 4605, as shown in Figure 56. The sacrificial dummy blocks 4604 may comprise one or more materials, at least one of which may be selectively etched with respect to the material of an intergate insulating layer 4627 to be formed later. For example, if the intergate
15 insulating layer 4627 comprises silicon oxide, then the dummy blocks may comprise silicon nitride, silicon oxynitride, polysilicon or other materials which may be selectively etched with respect to silicon oxide.

Preferably, the active layer 4605 comprises amorphous silicon and the dummy blocks 4604 are formed of a material which is deposited at a
20 temperature below 600 °C to avoid recrystallizing the amorphous silicon layer 4605 into a polysilicon layer with a small grain size. For example, the dummy blocks 4604 may be formed by depositing a low temperature PECVD silicon nitride layer over the active layer 4605 and patterning the silicon nitride layer into a plurality of dummy blocks 4604 using photolithography.

In a preferred aspect of the seventh embodiment, the dummy blocks 4604 comprise a plurality of layers, including a sacrificial channel dielectric layer 4667, a sacrificial gate layer 4669, and a protective oxide layer 4671,
25 as shown in Figure 55. Layers 4669 and 4671 are patterned using a reverse bit line mask, similar to that illustrated in Figure 38 of the first preferred embodiment, to form the dummy blocks 4604, as shown in Figure 56. Since
30 all layers 4667, 4669, 4671 above the active layer are sacrificial, lower quality materials may be used for these layers. For example, low temperature silicon oxide (LTO) or PECVD silicon oxide may be used for the channel dielectric layer 4667. Thus, layer 4667 may be deposited at a low
35 temperature (i.e., below 600 °C) to avoid recrystallizing the amorphous

silicon active layer 4605 into a polysilicon layer with a small grain size. If desired, all layers of the dummy blocks 4604 may be deposited at temperatures below 600°C. In this case, the amorphous state of layer 4605 is preserved until a subsequent silicide formation on the source and drain regions 4617. The silicide 4623 on the source and drain regions 4617 may act as a catalyst for lateral crystallization of amorphous silicon in the source and drain regions 4617 to form a polycrystalline silicon active layer 4605 with a large grain size.

Subsequently, TFT source and drain regions 4617 are implanted into the active layer 4605 using the dummy blocks as a mask. The channel layers 4619 are located in layer 4605 between regions 4617 and below the blocks 4604. If the dummy blocks 4604 contain a polysilicon layer, then preferably, sidewall spacers 4621 are formed on the dummy block 4604 sidewalls to separate silicide from the source/drain junctions, to prevent subsequent silicide formation on the dummy blocks and to increase flexibility in source/drain engineering. The spacers 4621 may be composed of silicon oxide or silicon nitride, or two different layers, as shown in Figure 57. If desired, an additional implantation may be performed into the source and drain regions 4617 using the blocks 4604 and spacers 4621 as a mask. If the dummy blocks 4604 do not contain polysilicon (i.e., are composed of silicon nitride), then the spacers 4621 may be omitted.

A metal layer, such as Ti, W, Mo, Ta, etc., or a transition metal such as Co, Ni, Pt or Pd is blanket deposited over the exposed regions 4617 and the dummy blocks 4604. The device is annealed to perform a silicidation by direct metallurgical reaction, where the metal layer reacts with the silicon in regions 4617 to form the silicide regions 4623 over regions 4617, as shown in Figure 58. The unreacted metal remaining on the dummy blocks 4604 is removed by a selective etch, e.g., by a piranha solution. The active layer 4605 is then recrystallized by laser or thermal annealing using the silicide regions 4623 as a catalyst. Alternatively, if desired, the active layer 4605 may be recrystallized simultaneously with the silicide 4623 formation, or the active layer 4605 may be recrystallized by laser or thermal annealing before the formation of the dummy blocks 4604.

After the formation of the buried bit lines 4625 which contain the source and drain regions 4617 and the silicide 4623 regions, a conformal

intergate insulating layer 4627 is deposited between and above the dummy blocks 4604. Preferably, layer 4627 comprises silicon oxide (HDP oxide), as in the other preferred embodiments. The layer 4627 is then planarized by CMP and/or etchback to expose the top portions of the dummy blocks 4604.

5 For example, if the dummy blocks 4604 contain a silicon oxide protective layer 4671 and silicon oxide spacers 4621, then these layers may be removed together with the top portion of layer 4627 during planarization. In this case, the top portions of the sacrificial gates 4669 are exposed after planarization, as shown in Figure 58.

10 Next, the dummy blocks 4604 are selectively etched (i.e., removed) without substantially etching the intergate insulating layer 4627. For example, if the dummy blocks 4604 include the sacrificial polysilicon gates 4609, then these sacrificial gates 4609 are selectively etched without substantially etching the spacers 4621 and the intergate insulating layer
15 4627. If the dummy blocks include a sacrificial gate dielectric layer 4667, then this layer 4667 can be removed using plasma etch back or wet etch methods. As shown in Figure 59, a plurality of vias 4629 are formed in locations where the dummy blocks 4604 were previously located.

After the surface of the active layer 4605 above the channel regions
20 4619 is exposed by removing the dummy block materials, the "real" or permanent gate dielectric material is immediately grown and/or deposited on the exposed regions. Preferably, this dielectric comprises a charge storage region 4607 selected from the ONO triple layer or the plurality of electrically isolated nanocrystals, as shown in Figure 60. Alternatively, this dielectric
25 may comprise a tunnel dielectric 4606 if the TFT EEPROM contains a floating gate 4609, as shown in Figure 61. The charge storage layer 4607 is located on the bottom of the vias 4629 above the channel regions 4619. The charge storage layer 4607 also contains vertical portions located on the sidewalls of the intergate insulating layer 4627 (or on the sidewalls of the spacers 4621,
30 if the spacers are present) and horizontal portions located above the intergate insulating layer 4627, as shown in Figure 60.

Subsequently, a conductive material is deposited over the intergate insulating layer 4627 and the charge storage regions 4607. The conductive material may comprise polysilicon or a combination of polysilicon 4633, 4637
35 and silicide 4635 layers, as in the other embodiments. The conductive

material fills the vias 4629 and overlies the charge storage layer 4607. The conductive material is then patterned to form a plurality of word lines 4641, as in the other embodiments. The active layer 4605 and the charge storage layer 4607 is then patterned using the word lines 4641 as a mask as in the other embodiments. The portions of the word lines 4641 located in the vias 4629 comprise the control gates 4609 of the TFT EEPROMs, as shown in Figure 60. If a floating gate TFT EEPROM is desired, then a floating gate 4609 and a control gate dielectric 4612 may be formed in the vias 4629 prior to forming the control gates/word lines 4641, as shown in Figure 61.

In an eighth preferred embodiment of the present invention, the TFTs in a plurality of the levels of the three dimensional array of Figure 52 undergo a recrystallization and/or a dopant activation step at the same time. This reduces the device fabrication time and cost. Furthermore, if each level of the array were subjected to a separate crystallization and/or dopant activation annealing, then the lower levels would undergo more annealing steps than the upper levels. This may lead to device non uniformity because the grain size may be larger in the active areas of the lower levels and/or the source and drain regions may have a different dopant distribution in the lower levels than in the upper levels.

Thus, in a first preferred aspect of the eighth embodiment, amorphous silicon or polysilicon active areas of TFTs in a plurality of levels are recrystallized at the same time. Preferably, TFTs in all levels are recrystallized at the same time. The recrystallization may be effected by thermal annealing in a furnace or by rapid thermal annealing (RTA) in an RTA system. The thermal annealing may be carried out at 550 to 800 °C for 6-10 hours, preferably at 650 to 725 °C for 7-8 hours.

Furthermore, since a silicide layer 4423 contacts the source and drain regions 4417, the silicide may act as a catalyst for recrystallization, especially if nickel, cobalt or molybdenum silicide is used. The metal atoms diffuse through the active areas of the TFTs, leaving behind large grains of polysilicon. Thus, recrystallizing the amorphous silicon or polysilicon active areas after depositing the bit line metallization leads to larger grains and allows the use of lower recrystallization temperatures, such as 550 to 650 °C. Furthermore, no separate metal deposition and patterning for metal induced crystallization is required. Thus, each level of the array may be

subjected to a recrystallization anneal after the bit line metallization is formed for this level. Alternatively, all levels of the array may be subjected to a recrystallization anneal after the bit line metallizations for every level of the array have been formed. Furthermore, in an alternative aspect of the eighth embodiment, silicide formation step and the recrystallization steps may be carried out during the same annealing step for each level of the array.

In a second preferred aspect of the eighth embodiment, the doped regions in a plurality of levels are activated at the same time. Preferably, the doped regions in all of the levels are activated at the same time. The doped regions comprise the TFT source and drain regions as well as any other doped region formed in the three dimensional array. Preferably, the doped regions are activated by subjecting the array to an RTA treatment. However, if desired, the activation may be carried out by thermal annealing at about 700 to about 850 °C for 20 to 60 minutes. The activation may be carried out before or after the crystallization anneal.

In a third preferred aspect of the eighth embodiment, the recrystallization and dopant activation are carried out in the same annealing step of a plurality of levels or for all the levels of the array. The annealing step should be conducted at a sufficiently high temperature and for a sufficient length of time to activate the dopants and to recrystallize the TFT active areas, without causing the source and drain region dopants to diffuse into the channel regions of the TFTs. Preferably, the combined recrystallization and dopant activation annealing step comprises an RTA treatment.

In a fourth preferred aspect of the eighth embodiment, an extra photolithographic masking step is provided to form crystallization windows used to deposit the crystallization catalyst material. For example, as shown in Figure 62, the material 4722 used to form sidewall spacers 4721 is patterned using a separate photolithographic mask to form the crystallization windows 4701. Thus, in the replacement-gate transistor method shown in Figures 55-61, the crystallization windows 4701 are formed in the low temperature oxide (LTO) layer used to make sidewall spacers after the reverse bit line pattern is etched into the protective oxide 4771 and the sacrificial gates 4769. Crystallization mask features are etched into the oxide layer 4722 to clear the surface of the active layer 4705.

Simultaneously, sidewall spacers 4721 are formed on the sacrificial gates 4769. Then, the photoresist (not shown) is stripped. Figures 63 and 64 illustrate cross-sections along lines A-A and B-B in Figure 62, respectively. If desired, the crystallization windows may also be added to the process of the first through the fourth embodiments. Such windows would be formed during the formation of the sidewall spacers in those embodiments.

Next, a catalyst, such as Ni, Ge, Fe, Mo, Co, Pt, Pd, Rh, Ru, Os, Ir, Cu, Au, a silicide thereof, or other transition metal elements or their silicides, is deposited. The catalyst comes in contact with the amorphous silicon active layer 4705 only in the open windows 4701. The catalyst material may be deposited as a solid layer or as a catalyst solution. Alternatively, the catalyst may be ion implanted or diffused into the active layer 4705. Then, the device is annealed for several hours at a temperature below 600 °C, preferably at 550 °C. This low anneal temperature is preferred to minimize spontaneous nucleation in the amorphous silicon. Polysilicon grains in the present embodiment start growing from the seed regions in the windows 4701 and grow laterally. At the completion of anneal, the grain boundaries 4702 are aligned as shown in Figure 65. Then, the catalyst is removed. A solid catalyst layer may be removed by selective etching, while catalyst atoms in the recrystallized polysilicon may be removed by gettering, such as by annealing the device in a chlorine containing gas. The LTO oxide layer 4722, which comprises the boundaries of crystallization windows 4701, is then removed by selective etching, and the device is completed as in the other embodiments. It should be noted that the word lines (WL in Figures 62 and 65) are subsequently formed over the regions where the crystallization windows 4701 used to be formed. Since the crystallization begins in the windows 4701, the grain boundaries 4702 which are parallel to the word lines are located away from the window regions, in the regions of the active layer 4705 between the word lines. These regions of the active layer 4705 between the word lines are removed after the formation of the word lines. Therefore, since the channel regions of the TFTs are located below the word lines, these TFT channel regions contain fewer grain boundaries, and substantially no grain boundaries which are parallel to the word lines.

III. RAIL STACK TFTs

The following preferred embodiments provide an array of TFTs with a charge storage region, such as EEPROM TFTs, arranged in a rail stack configuration. The embodiments described herein are in the context of a non-volatile reprogrammable semiconductor memory and methods of fabrication and utilization thereof. Those of ordinary skill in the art will realize that the following detailed description of the embodiments of the present invention is illustrative only and is not intended to be in any way limiting. Other embodiments of the present invention will readily suggest themselves to such skilled persons having the benefit of this disclosure. Reference will now be made in detail to implementations of the present invention as illustrated in the accompanying drawings. The same reference indicators will be used throughout the drawings and the following detailed description to refer to the same or like parts.

In the interest of clarity, not all of the routine features of the implementations described herein are shown and described. It will, of course, be appreciated that in the development of any such actual implementation, numerous implementation-specific decisions must be made in order to achieve the developer's specific goals, such as compliance with application- and business-related constraints, and that those specific goals will vary from one implementation to another and from one developer to another. Moreover, it will be appreciated that such a development effort might be complex and time-consuming, but would nevertheless be a routine undertaking of engineering for those of ordinary skill in the art having the benefit of this disclosure.

The present embodiment is directed to a two- or, more preferably, a three-dimensional many-times-programmable (MTP) non-volatile memory. The memory provides a bit cell size of $2F^2/N$ where F is the minimum feature size (e.g., 0.18 microns in a 0.18 micron semiconductor process and 0.25 microns in a 0.25 micron semiconductor process) and N is the number of layers of devices in the third (i.e., vertical) dimension. Thus, for a 0.18 micron process with 8 devices stacked vertically, the effective bit cell size projected on the substrate is only about .0081 square microns. As a result, a 50 mm² chip with 50% array efficiency in a 0.18 micron technology and with 8 layers of memory devices would have approximately 3.1 billion

memory cells for a capacity of approximately 386 megabytes with two bits stored per cell and 193 megabytes with one bit stored per cell. The three-dimensional versions of the memory use an extension to three dimensions of the "virtual ground array" commonly used with single crystalline silicon memory devices. The preferred memory process architecture uses N+ doped polysilicon rails perpendicular to rail stacks of P- doped polysilicon/charge trapping layer/N+ polysilicon in a cross-point array forming NMOS transistor memory devices with a SONOS charge trapping layer which may be duplicated vertically. Of course a PMOS memory can also be made.

Adjacent pairs of N+ polysilicon rails and a rail stack of P- doped polysilicon/charge trapping layer/N+ doped polysilicon define the source, drain and gate, respectively, of a unique NMOS memory device. Programming and erasing change the threshold voltage of this NMOS. With hot electron injection programming, two bits per NMOS can be stored and erasing can be performed either with hot hole injection or with Fowler-Nordheim tunneling.

Turning now to Figure 80, a method of integrating memory devices in accordance with a specific embodiment of the present invention into a multi-level array of storage cells will now be described. The fabrication starts by providing a substrate 5180 on which the multilevel array of storage devices is to be formed. Substrate 5180 will typically include a lightly doped monocrystalline silicon substrate 5182 in which transistors such as metal oxide semiconductor (MOS) transistors are formed. These transistors can be used as, for example, access transistors or they can be coupled together into circuits to form, for example, charge pumps or sense amps for the fabricated memory devices. Substrate 5180 will typically also include multiple levels of interconnects and interlayer dielectrics 5184 used to couple transistors in substrate 5182 together into functional circuits. The top surface 5186 of substrate 5180 will typically include an insulating layer or passivation layer to protect the underlying transistors and interconnects from contamination. The top surface 5186 will typically contain electrical contact pads to which multilevel arrays of memory devices of the present invention can be electrically coupled in order to make electrical contact with the transistors in silicon substrate 5182. In an embodiment of the present invention, the memory devices are physically isolated and separated from the single crystalline substrate by multiple levels of interconnects and dielectric 5184.

The top surface of passivation or insulating layer 5186 will typically be planarized to enable uniform and reliable fabrication of multiple levels of the memory devices of the present invention. According to the present invention, the memory devices are physically separated from monocrystalline silicon substrate 5182. In an alternative embodiment of the present invention, memory devices can be fabricated on a glass substrate 5180 such as used in flat panel displays.

A process of forming a multilevel array of thin film transistor (TFT) memory devices above the substrate in accordance with an embodiment of the present invention begins by blanket depositing a first conductor layer 5188 over surface 5186 of substrate 5180. Conductor 5188 can be any suitable conductor such as, but not limited to, titanium silicide, doped polysilicon, or a metal such as aluminum or tungsten and their alloys formed by any suitable technique. Conductor layer 5188 is to be used as, for example, a bitline or a wordline to couple a row or column of memory devices together. Next, a planarization is performed by depositing or growing an insulating layer such as a silicon oxide over conductor layer 5188 to fill spaces between bit lines. A conventional chemical mechanical polishing (CMP) step completes the planarization and exposes the bitlines.

Turning now to Figure 66, a specific embodiment of the present invention is illustrated in front perspective view. In this embodiment, a 2-dimensional memory array 5040 includes a first plurality of spaced-apart conductors such as N⁺ doped polysilicon bit lines 5042, 5044, 5046, 5048 disposed in a first direction a first height over (not in contact with) the substrate (not shown). A second plurality of spaced-apart "rail stacks" 5050, 5052 are disposed in a second direction different from the first direction (and preferably orthogonally) at a second height above the substrate so that they are above bit lines 5042, 5044, 5046 and 5048 and in contact therewith at intersection points 5054, 5056, 5058, 5060, 5062, 5064, 5066, 5068. Each rail stack 5050, 5052 in this embodiment includes at least a layer of P- doped polysilicon 5070 which may be formed, for example, by depositing an amorphous silicon film by chemical vapor depositing (CVD) and which is in situ doped with P type impurities (e.g., Boron) to a dopant density of about 1×10^{16} to about 1×10^{18} atoms/cm³. The amorphous silicon films can then be converted into polycrystalline silicon through a subsequent anneal step. Alternatively, instead of in situ doping, undoped

silicon can be grown or deposited and then implanted or diffused with dopants. Over layer 5070 is disposed a charge trapping layer 5072 comprising a charge trapping medium as discussed below, and a conductive wordline 5074 which may comprise N+ doped (or P+ doped) polysilicon disposed over the charge trapping layer 5072. A planarized oxide material (not shown in FIG. 66) may be deposited in the spaces between and above adjacent bit lines and rail stacks. A conventional chemical mechanical polishing (CMP) process may be used to accomplish the planarization.

The memory array structure of Figure 66 can now be easily extrapolated to three dimensions. To do this, the CMP planarized oxide layer over wordlines 5050, 5052 is used. The planarized isolation layer (or interlayer insulating layer) prevents shorting one set of wordlines with the next set of bit lines. Then another layer of bit lines 5042, 5044, 5046, 5048 is constructed over the isolation layer followed by an oxide deposition and a CMP step, followed by a deposition of another set of wordlines. This process can be repeated a number of times, as desired. In accordance with a specific embodiment of the present invention, eight layers of memory array (or more) are stacked one upon another to provide 8 times the bit density of the non-three-dimensional version.

Turning now to Figure 67, another specific embodiment of the present invention is illustrated. In this embodiment a 2-dimensional array 5076 includes an isolation layer 5078 electrically separating it from the substrate (not shown). The isolation layer may be any conventional isolation/insulation layer such as a silicon oxide. Over isolation layer 5078 is disposed a plurality of spaced-apart bit lines 5080, 5082, 5084, 5086. Bit lines 5080, 5082, 5084, 5086 are preferably formed of N+ doped polysilicon although P+ doped polysilicon could also be used as could any suitable electrical conductor. A deposition step is used to fill the regions 5088, 5090, 5092 between adjacent bit lines 5080, 5082, 5084, 5086 with a filler material. The filler material must be an electrical insulator. Again, silicon oxide is convenient although other materials could also be used. A CMP step is then used to planarize and expose the bit lines. A layer 5094 of a semiconductor material such as P- doped polysilicon is then disposed over and in contact with bit lines 5080, 5082, 5084, 5086. An ONO layer 5096 is disposed over the semiconductor layer 5094 and a conductive wordline 5098 is disposed over ONO layer 5096. In accordance with a presently preferred

embodiment, the bit lines 5080, 5082, 5084, 5086 and the wordlines 5098 are formed of N+ doped polysilicon. When thermally processed, N+ out diffusion regions 5100, 5102, 5104, 5106 are formed in P- doped semiconductor layer 5094. The channels 5108, 5110, 5112 between adjacent N+ out diffusion regions become channels of NMOS transistors whose threshold voltages are controlled by the presence or absence of trapped charge in the nitride layer of ONO dielectric stack 5096.

Those of ordinary skill in the art will realize that semiconductors of the opposite conductivity types may also be used. Where a conductor other than doped polysilicon is used for the wordlines and bit lines it will be necessary to form a doped region in semiconductor layer 5094 in some way other than by out diffusion.

Figure 68 is a top plan view of the memory array of Figure 67. As shown in Figure 68, the wordlines 5098 are arranged over the bit lines 5080 in a cross point array. While the wordlines and the bitlines are arranged perpendicular (i.e., at a 90 degree angle) to each other in Figure 68, an angle between the wordlines and bitlines may differ from 90 degrees. Furthermore, outside the boundaries of the memory array, the wordlines and the bitlines may change directions and even be parallel to each other. Furthermore, the term "rail stack" or "rail" preferably refers to conductors arranged in straight lines. However, if desired, the rails or rail stacks may have bends, twists or turns, if desired.

Turning now to Figure 69 the memory array of Figure 67 is extrapolated to a monolithic three-dimensional array. The term "monolithic" means that layers of each level of the array were directly deposited on the layers of each underlying level of the array. In contrast, two dimensional arrays may be formed separately and then packaged together to form a non-monolithic memory device. Each device level 5076 is preferably identical to that shown in Figure 67 and an isolation layer (i.e., interlayer insulating layer) 5078 separates each level. A single cell (i.e., a TFT EEPROM) 5099 is delineated by the dashed line in Figure 69. The cell 5099 is located in device level "j" at the intersection of word line (n,j) and bit lines (m,j) and (m+1,j).

Turning now to Figure 70, another specific embodiment of the present invention is illustrated. In this embodiment, an array of bottom gate TFTs is

formed. A two-dimensional memory array 5114 is disposed above a substrate. An isolation layer 5116 is disposed to separate memory array 5114 from the substrate (not shown) or another level of memory array (not shown). A plurality of spaced-apart wordlines 5118 are disposed over isolation layer 5116. Over wordline 5118 are disposed a film of a charge trapping medium 5120, such as an ONO dielectric stack. Over the charge trapping medium 5120 is disposed a plurality of spaced-apart bitlines 5122, 5124, 5126, 5128. In the space 5130, 5132, 5134 between bit lines 5122, 5124, 5126, 5128 is disposed a film of semiconductor material 5136. This may be deposited into spaces 5130, 5132, 5134 or it may be deposited or grown over charge trapping medium 5120 and then masked and etched so that bitlines 5122, 5124, 5126, 5128 are formed after it has been formed. This version of the memory array approximates turning the design of Figure 69 upside down. In this way, the bitlines are trenches that would be filled by N+ doped polysilicon. Prior to filling, n-type implantation is carried out to form the MOS devices' sources and drains. In addition, a refractory metal may be used at the bottom of the trenches instead of dopant to form the sources and drains.

Turning now to Figure 71 the memory array of Figure 70 is extrapolated to a monolithic three-dimensional array. Each level 5114 is preferably identical to that shown in Figure 70 and an isolation layer 5116 separates each level.

Turning now to Figure 72, another specific embodiment of the present invention is illustrated, where each bit line acts as a bit line for TFTs in two device levels. In this embodiment a memory array 5140 includes a lower word line 5142 and an upper word line 5144. Bitlines 5146, 5148, 5150, 5152 are disposed between upper wordline 5144 and lower wordline 5142. In a manner similar to that of Figure 67 and Figure 69, an upper semiconductor film 5154 is disposed between bitlines 5146, 5148, 5150, 5152 and upper wordline 5144. Lower semiconductor film 5156 is disposed between bitlines 5146, 5148, 5150, 5152 and lower wordline 5142. Out diffusion regions are formed adjacent to bitlines 5146, 5148, 5150, 5152 in upper semiconductor film 5154 and lower semiconductor film 5156. A lower charge storage medium film 5158 is disposed between lower wordline 5142 and lower semiconductor film 5156. An upper charge storage medium film 5160 is disposed between upper wordline 5144 and upper semiconductor

film 5154. Notice that in this embodiment the layers are copied in a mirror image fashion.

Turning now to Figure 73, the memory array of Figure 72 is extrapolated to a monolithic three dimensional array. Each device level 5140 may be thought of as containing two word lines and two TFT active regions and a plurality of bit lines disposed between the active regions. Alternatively, each device level may be thought of as a single wordline 5142 being disposed between two TFT active regions. Thus, each device level contains either one wordline level and two bitline levels or one bitline level and two wordline levels. Each TFT active region shares both a bitline and a wordline with another TFT active region disposed in a different horizontal plane.

An alternative bottom gate TFT embodiment is illustrated in Figures 81A - 81H. The approach of Figures 81A - 81H is somewhat similar to that of Figure 70. Layer 5116 is an isolation layer such as an oxide separating the memory array structure 5114 from other memory array levels or from the substrate. Layer 5118 is a conductive wordline layer. Layer 5120 is an O-N-O dielectric stack. Layer 5136 is a film of semiconductor material (p-type when the wordlines and bitlines are N+ polysilicon).

In Figure 81B an oxide layer 5190 is deposited or grown. In Figure 81C the oxide layer 5190 is masked with a mask 5192 (i.e., a photoresist mask). In Figure 81D the unmasked portions of the oxide layer 5190 are etched in a conventional manner.

In Figure 81E the mask 5192 is removed and semiconductor layer 5136 is implanted with n-type ions to form an N+ implantation region 5194 at each opening in the oxide layer 5190 as illustrated in Figure 81F. In Figure 81G an N+ layer 5196 is deposited to fill gaps in the oxide and form bitline 5198 of N+ material in contact with N+ implantation regions 5194 so as to provide a contact with the O-N-O layer 5120. In Figure 81H the N+ layer 5196 is CMP planarized as shown to form the bitlines 5198, to complete an NMOS TFT array. Of course a PMOS TFT array may be constructed by reversing the conductivity types of the layers and dopants. A multilayer version of the memory array of Figures 81A - 81H can be constructed by forming additional device levels separated by an isolation layer.

Another alternative embodiment of a top gate TFT array is illustrated in Figures 82A - 82I. In Figure 82A an oxide or isolation layer 5200 is disposed above a substrate (not shown). In Figure 82B a layer of semiconductor material of a first conductivity type 5202 is disposed over oxide layer 5200. The semiconductor material may be P- doped amorphous silicon. Over this in Figure 82C is deposited a hard nitride CMP-stop layer 5204 to stop the CMP process from polishing into layer 5202.

In Figure 82D the memory array under construction is masked with mask 5206, as a photoresist mask. In Figure 82E an etch is being carried out to form apertures or trenches 5208 as shown in Figure 82F. In Figure 82G a conductive layer 5210 is deposited, such as n+ doped polysilicon. In Figure 82H this layer 5210 is CMP polished down leaving N+ bitlines 5212 with P-doped regions 5214 between them. After thermal processing, out diffusion regions 5216 are formed as shown in Figure 82I. Furthermore, the amorphous silicon layer 5202 is recrystallized into a polysilicon layer.

In Figure 82I a local charge storage film 5218 is disposed over bitlines 5212 and a conductive film 5220 is disposed over local charge storage film 5218. The conductive film 5220 is patterned to form a wordline. The charge storage film 5218 is also patterned to form rail stacks which include the wordline and the charge storage film.

The charge storage medium film used herein (also referred to herein as a "local charge storage film") needs to be able to retain a localized charge, i.e., it must not laterally conduct. In one embodiment, a charge trapping layer may be formed in a dielectric stack 5160 as shown in Figure 77. For example, the charge storage medium can be a dielectric stack 5160 comprising a first oxide layer 5162 adjacent to a polysilicon film 5164, a nitride layer 5166 adjacent to the first oxide layer 5162, and a second oxide layer 5168 adjacent to the nitride layer 5166 and adjacent to a polysilicon control gate 5170. Such a dielectric stack 5160 is sometimes referred to as an ONO stack (i.e., oxide-nitride-oxide) stack. Other suitable charge trapping dielectric films such as silicon implanted or silicon-rich oxides can be used if desired.

The charge storage medium film may alternatively be formed from a plurality of electrically isolated nanocrystals 5172 as shown in Figure 78.

Nanocrystals are small clusters or crystals of a conductive material which are electrically isolated from one another. An advantage of the use of nanocrystals for the charge storage medium is that because they do not form a continuous film, nanocrystals are self isolating. Nanocrystals 5172 enable multiple self-isolating charge storage areas to be formed.

Nanocrystals 5172 can be formed from conductive material such as silicon, tungsten or aluminum. In order to be self isolating the nanocrystals must have a material cluster size less than one-half the pitch of the cell so that floating gates from vertically and horizontally adjacent cells are isolated. That is, the nanocrystals or material clusters 5172 must be small enough so that a single nanocrystal 5172 cannot bridge vertically or horizontally adjacent cells. Silicon nanocrystals can be formed by depositing silicon in a manner whereby silicon has a very high surface diffusivity relative to its sticking coefficient. For example, silicon nanocrystals can be formed by chemical vapor deposition (CVD), by decomposing silane (SiH_4) at a very low pressure, in a range of about 1 millitorr to about 200 millitorr, at a temperature in a range of about 250° to about 650°C . In such a process, a very thin deposition, in a range of about $50\text{\AA}$ to about $250\text{\AA}$, will form little islands of silicon. If H_2 is included with silane during the deposition, higher pressures can be utilized and still obtain nanocrystals. In an alternative embodiment of the present invention, metal nanocrystals such as aluminum nanocrystals, can be formed by sputtering from a metal target at a temperature near the melting temperature of the metal, so that the metal agglomerates and forms nanocrystals. Tungsten nanocrystals can be formed by chemical vapor deposition at very low pressures by utilizing a reactant gas mix comprising a tungsten source gas such as WF_6 and germane (GeH_4). In still yet another embodiment of the present invention, a continuous film of floating gate material can be deposited and then caused to precipitate (by heating) to cause islands to form in the film.

It is to be appreciated, that although nanocrystals are preferred for the floating gate, because of their self isolating quality, the floating gate can be formed from a continuous film such as, but not limited to, a metal such as tungsten or a silicon film such as polycrystalline or amorphous silicon doped to the desired conductivity type (typically N+ silicon). If a continuous film is used as a local charge storage film, the film would be anisotropically etched

at this time to remove portions of it in order to electrically isolate strips of the film.

Similarly, small pieces of floating gate material, such as heavily doped polysilicon, may form a local charge storage medium when embedded in an insulator such as an oxide layer.

An issue with using N+ out diffusion in a multi-level device is that the various levels will be exposed to different thermal processing. That is, the bottom layer will be exposed to each thermal processing step while the top layer is only exposed to the last thermal processing steps. Since it is undesirable to have the MOS memory transistors exhibiting substantially different performance characteristics depending upon level in the array and it is undesirable to allow lateral diffusion to swamp the MOS memory transistors, care needs to be given to the thermal budget and mechanisms for forming source/drain regions. Where N+ doping is used for the bitline and P-doping for the semiconductor film, it is possible to use antimony as the dopant instead of phosphorous as antimony exhibits a smaller diffusivity than phosphorous. It is also possible to engineer the dopant profile in the bitline polysilicon to allow different out diffusions. This is shown in Figure 76 in schematic representation. After polysilicon dopant diffusion is characterized for various thermal budgets for the polysilicon depositions, one can easily determine how far away the N+ in situ doped material should be from the P-doped body region as a function of memory level within the array. Antimony could also be used here and could be directly implanted, if desired. In Figure 76, the bitlines denoted (a) are closer to the top level of the memory array than are the bitlines denoted (b). In other words, bitlines (a) are located above bitlines (b) in the array. During the thermal treatment, the dopants in the bitlines will diffuse upwards throughout the entire bit lines and outdiffuse into the P- polysilicon layer to form the source and drain regions. Thus, the source and drain regions in plural levels will be evenly doped.

Turning now to Figure 69, to program the first bit in the selected cell in Figure 69, WL(n,j) is pulsed high (9-13V, high impedance) while BL(m,j) is grounded and BL(m+1,j) is pulsed high (3-8V, lower impedance). All BL's to the left of BL(m,j) on the jth level are held at ground while all BL's to the right of BL(m+1,j) on the jth level are held at the same voltage as BL(m+1,j). All other WL's on the jth level are held at ground to make sure that all other MOS

devices between $BL(m,j)$ and $BL(m+1,j)$ are off. All other BL's and WL's on all other layers can be left floating. This means that the selected cell MOS device is uniquely on and powered to optimize hot carrier generation and programming into the charge trapping dielectric close to the drain (defined by $BL(m+1,j)$).

To read the first bit, $BL(m+1,j)$ is now the source and $BL(m,j)$ is the drain. The former is grounded and the latter is raised to a read voltage (~ 50 mV to 3V, preferably 1-3V) while $WL(m,j)$ is pulsed to a read voltage ($\sim 1-5$ V). Again, all BL's to the left of $BL(m,j)$ are held at the same potential as $BL(m,j)$ and all BL's to the right of $BL(m+1,j)$ are grounded. All other WL's on the same level are grounded to shut off all other MOS devices between the same two BL's. All other BL's and WL's on all other levels can be left floating.

To program and read the second bit in the same cell, the voltages on $BL(m,j)$ and $BL(m+1,j)$ are reversed compared to the above.

Notice that the body region of the MOS memory transistor is floating and can be made thin (defined by the deposition tool, e.g., preferably several hundred Angstroms). By making this region thin, snapback of the device can be avoided and so rapid increase in programming currents can also be avoided.

Erasing of the memory can take place in blocks and may employ a combination of slow Fowler-Nordheim tunneling and hot hole injection. The erase current will be small since the MOS body is floating resulting in very little band-to-band tunneling and avalanche breakdown. Erase can take place with the wordlines either grounded or held negative (~ -5 V) and all bitlines held at some positive voltage. The erase procedure will take over 100 ms and can be done at each memory level up to the full memory at one time.

Non-selected bits with common wordline should be able to withstand the programming voltage on the wordline for a worst case period of time. Figure 74 shows this in schematic detail in one level of the matrix.

If each bit (i.e. half cell) needs time t to program and there are N cells on each WL then, in a worst case, a programmed bit would experience $(2N-1)t$ of time where the programming voltage would be applied to the WL. The

gate stress program disturb would be fine if any programmed cell did not shift its V_t by a certain "minimal" amount. Since programming is achieved using hot electrons, the times and voltages are short and small respectively compared to voltages and times needed to tunnel out of charge traps. In addition, the total stress on any one bit may be effectively reduced by floating unselected bitlines during the programming of the selected cell. In this way, only the selected bitline at ground will experience a true full programming voltage across the dielectric(s).

Non-selected bits with a bitline in common with the selected bit should be able to withstand the programming voltage on the drain for a worst case period of time. Figure 75 shows this in schematic detail where a cross section along a bitline is shown.

Again, if there are M cells on any one bitline and it takes time t to program any one bit, then the worst case drain stress on a programmed bit will be $(M-1)t$ in time. So the V_t shift in a programmed bit after experiencing such a stress should be minimal.

Read disturb or "soft write" occurs if the hot carriers generated during a read of the cell are sufficient to eventually (over 10 years lifetime) program a previously erased (unwritten) bit. Accelerated testing is usually carried out here to make sure that the read voltages required do not shift the threshold voltage of a neutral cell by more than a minimal amount.

In the devices set forth above, N^+ or P^+ doped polysilicon should be doped to a dopant density of about 1×10^{19} to 1×10^{21} atoms/cm³ and have a thickness preferably in a range of about 500Å to about 1000Å. P^- or N^- doped semiconductor films should be doped to a dopant density of about 1×10^{16} to about 1×10^{18} atoms/cm³.

It is to be appreciated that each of the memory devices shown can be made of opposite polarity by simply reversing the conductivity type of each of the silicon regions and maintaining dopant concentration ranges. In this way, not only can NMOS devices be fabricated, but also PMOS devices can be formed if desired. Additionally, the silicon films used to form the device may be recrystallized single crystal silicon or polycrystalline silicon. Additionally, the silicon film can be a silicon alloy film such as a silicon

germanium film doped with n-type or p-type conductivity ions to the desired concentration.

Where it is desired to increase the lateral conductivity of polysilicon wordlines and bitlines, a layer of a conductive metal may be deposited in the wordline or bitline as illustrated in Figure 79. In Figure 79 bitline 5174 is formed of polysilicon 5176 which is heavily N+ doped. This makes it electrically conductive. To further reduce electrical resistance, a layer of a refractory electrically conductive metal such as titanium 5178 may be disposed within the bitline 5174, or on one or more surface of the polysilicon 5176. When subjected to normal silicon processing temperatures the titanium forms a silicide with the polysilicon that is highly conductive in a lateral direction.

IV. FLASH MEMORY ARRAY IN A RAIL STACK CONFIGURATION

In the previous embodiments, the TFTs were arranged in a virtual ground array (VGA). In a VGA illustrated in the previous embodiments, the programming of each EEPROM occurs by hot carrier injection. In hot carrier injection, a voltage is placed across a diode (i.e., between a source and a drain of a TFT EEPROM). The hot carriers (i.e., hot electrons and holes) that are travelling from source to drain through the channel of the TFT EEPROM are injected into the charge storage region which is disposed adjacent to the channel. This procedure is a relatively high power event.

For low power portable applications where both program/erase and read power are important, a flash nonvolatile memory using Fowler-Nordheim tunneling ("FN tunneling") for both program and erase may be used. FN tunneling results from applying a voltage across a dielectric. Thus, in a TFT EEPROM, a voltage is applied between a control gate and a source and/or a drain region of the TFT, for writing and erasing the TFT EEPROM. This is in contrast with hot carrier injection programming, where a voltage is applied between the source and the drain regions.

A flash memory array which uses FN tunneling for program and erase is advantageous because thousands of bits in such a flash memory array may be programmed at the same time.

Also, FN tunnelling is a very efficient way of programming since most (close to 100%) of the current goes to program the device. This is in contrast with hot carrier injection where only about 1-2% of the source-drain current goes to program the device.

5 Thus, in a preferred embodiment of the present invention, charge storage devices, such as TFT EEPROMs, are arranged in a flash memory array configuration. The TFT EEPROMs may be arranged in the pillar, self-aligned TFT or rail stack configurations of the previous embodiments. Preferably, the TFT EEPROMs are arranged in the rail stack configuration.

10 The VGA is not compatible with FN tunneling since the whole channel polysilicon inverts along the length of the pulsed-high word line and will then program cells in addition to the one that needs programming. Therefore, the FN tunneling rail stack (crosspoint) flash array differs from the VGA in that in the FN tunneling array the active polysilicon layer is patterned into
15 polysilicon islands to allow FN tunneling programming. Thus, an extra photolithographic masking step is added to the process of making the rail stack array during which the polysilicon active layer is etched into islands in each device cell. The same photoresist mask can be used to define (i.e., etch) the charge storage regions in each cell.

20 Figure 83A illustrates a flash memory array in a rail stack configuration according to a preferred embodiment of the present invention. Figure 83B shows a cross sectional view along line B-B in Figure 83A.

In Figure 83A, the flash memory array 5230 is preferably formed over a planarized interlayer insulating layer 5231, such as a CMP planarized silicon
25 oxide layer. Layer 5231 is formed over a substrate (not shown) as in the previous embodiments. Each device of the array (shown by dashed lines 5232 in Figure 83A) is thus a TFT because it is formed over an insulating layer.

30 The array 5230 contains a first plurality of spaced-apart conductive bit lines 5233 disposed at a first height above the substrate in a first direction. The array also contains a second plurality of spaced-apart rail-stacks 5235. The rail stacks are disposed at a second height in a second direction different from the first direction. Preferably, the bit lines 5233 and the rail stacks

5235 are arranged perpendicular to each other. The TFT EEPROM 5232 is formed at the intersection of the rail stacks 5235 and the bit lines 5233.

Each rail-stack 5235 includes a plurality of semiconductor islands 5237, which comprise the active regions of the TFT EEPROMs 5232. One surface of the islands 5237 is in contact with the bit lines 5233. Each rail stack 5235 also includes a conductive word line 5239 and a charge storage region 5241 disposed between a second surface of the semiconductor islands 5237 and the word line 5239.

The semiconductor islands 5237 preferably comprise polysilicon of a first conductivity type (i.e., P- or N-). However, the islands may comprise amorphous silicon if desired. The polysilicon islands 5237 include source and drain regions 5243 of a second conductivity type (i.e., N+ or P+). The source and drain regions 5243 are located at contacting intersections between the bit line conductors 5233 and the rail stacks 5235.

The bit lines 5233 preferably comprise polysilicon of the second conductivity type (i.e., N+ or P+). The bit lines 5233 contact the source and drain regions 5243. Preferably, the source and drain regions are formed by outdiffusion of dopants from the bit lines. Furthermore, an optional metal or a metal silicide layer (not shown in Figure 83A) may be disposed in contact with the bit lines 5233 to increase the conductivity of the bit lines. The space between said spaced-apart bit line conductors 5233 is filled with a planarized insulating filler material 5245, such as silicon oxide.

The charge storage regions 5241 may comprise a dielectric isolated floating gate, electrically isolated nanocrystals or an O-N-O dielectric stack, as in the previous embodiments. An exemplary array having a dielectric isolated floating gate is illustrated in Figures 83A and B. Thus, in the example of Figures 83A and B, the charge storage region 5241 comprises a polysilicon floating gate 5247 between a tunnel dielectric 5249, such as a silicon oxide layer, and a control gate dielectric 5251 (also known as the intergate or interpoly dielectric) made of a material such as silicon oxide or an ONO layer stack.

As shown in Figures 83A and B, the lateral sides 5253 of the tunnel dielectric 5249 and the floating gate 5247 are aligned to the lateral sides 5255 of the semiconductor islands 5237. The control gate dielectric 5251

extends between the semiconductor islands 5237 and contacts the planarized insulating material 5245 between the semiconductor islands 5237. If desired, the floating gate 5247 may be made from hemispherical grain polysilicon which has a textured surface to maximize the control gate to floating gate coupling. Alternatively, the coupling may be increased by increasing the floating gate height, by forming horns or protrusions in the floating gate, or by roughening the floating gate surface.

The word line 5239 comprises a polysilicon layer of a second conductivity type (i.e., N+ or P+) and a metal or a metal silicide layer in contact with the polysilicon layer. The word line 5239 acts as a control gate of the TFT EEPROM in locations where it overlies the charge storage regions 5241. Thus, formation of a separate control gate for each TFT is not required.

In one preferred aspect of this embodiment, the rail stacks 5235 are disposed above the bit lines 5233, as shown in Figures 83A and B. However, if desired, the rail stacks 5235 may be disposed below the bit lines 5233 in each device level, as described with respect to Figure 70 in a previous embodiment (i.e., bottom gate TFT EEPROMs are formed).

As shown in Figure 83B, the word line 5239, the charge storage regions 5241 and the semiconductor islands 5237 (i.e., the rail stacks 5235) are aligned in a plane 5256 perpendicular to the substrate and parallel to a source to drain direction. The rail stacks 5235 are separated by a second planarized insulating layer 5257, such as silicon oxide.

While the flash memory array may comprise a two dimensional array, preferably, the flash memory array comprises a monolithic three dimensional array comprising a plurality of device levels. For example, three device levels are shown in Figure 83A. The device levels are separated by an interlayer insulating layer 5259, such as a silicon oxide layer. If desired, layers 5257 and 5259 may comprise the same silicon oxide layer which is deposited above and between the rail stacks 5259, and then planarized by CMP.

To program the selected TFT EEPROM 5232, either its drain bit line or its source bit line 5233 (or both) are grounded while the positive programming voltage is applied to the selected word line 5239 adjacent to the device 5232 (which is a high impedance node). All other word lines on

the same device level are grounded while all other bit lines on the same level device can float or are placed at a slight positive voltage. This means that only the selected cell 5232 experiences the programming voltage across it. Through capacitive coupling, the floating gate 5247 is pulled high while the source and/or drain 5243 are grounded. Electrons tunnel to the floating gate 5247 from the source and/or drain 5243 and an inversion channel is formed in the silicon channel 5237. The current to program such a cell to get a threshold voltage shift of about 5V in approximately one millisecond is several picoamps.

To erase the cell, the same bit lines 5233 can be grounded and a negative voltage pulse is applied to the selected word line 5239. All other word lines can either be grounded or can float. All other bit lines float or are placed at a slight negative voltage. A plurality (or all) of EEPROM cells in the array can be erased at the same time by pulsing a plurality of word lines to a high negative value while all bit lines are grounded. Alternatively, the selected wordline is grounded while the selected cell's bit lines are pulsed positive. All other word lines float or are pulsed slightly positive while all the other bitlines are grounded.

Programming and erasing using FN tunneling alone allows use of low current programming and erasing, which lends itself to "massive parallelism" in programming and erasing. Therefore, many cells 5232 can be programmed in parallel. For example, to get 5V shift, one thousand cells would need about 2 nA in total current and would program in about 1 microsecond per cell, average. During programming and erasing, the parasitic leakage currents are small because no large voltages are placed across polysilicon diodes (i.e., source/channel/drain junctions). During reading, the parasitic leakage currents are also small because source to drain voltages are also small. A programming voltage of 10-20V may be used to program the cells. In the above approach of Figures 83A and B, a small cell size is achieved. However, only positive threshold voltages (for NMOS TFT EEPROMs shown in Figures 83A and B) are attainable, since otherwise large amounts of parasitic bit line to bit line leakage results. In order to allow both positive and negative threshold voltages in each cell, an access transistor (i.e., a TFT MOSFET) is added to each cell in a second preferred aspect of the flash memory array, as shown in Figure 84.

Figure 84 illustrates a built-in access transistor 5261 in each cell whose threshold voltage can be set to a slight positive value. By using the access transistor 5261, the actual cell transistor (i.e., the TFT EEPROM 5232) can have a negative threshold voltage without introducing bit line leakage and avoiding special erase-and-check algorithms that prevent over-erase. Furthermore, the access transistor can also reduce the defect-based TFT band-to-band tunneling leakage that may occur at negative gate voltages and could be problematic in programmed cells (i.e., floating gate full of electrons), (see S-H Hur et al., "A Poly-Si Thin-Film Transistor EEPROM Cell with Folded Floating Gate", IEEE Trans. Elect. Dev., vol. 46, pp. 436-438, Feb. 1999, incorporated herein by reference).

As shown in Figure 84, the semiconductor islands 5237 contain adjacent channel regions 5263, 5265 of the access transistor 5261 and the EEPROM 5232, respectively, between the common source 5243A and drain regions 5243B. The word lines 5239 form control gates of the EEPROMs and gate electrodes of the access transistors. An insulating layer 5251 forms a common control gate dielectric of the EEPROM and a gate insulating layer of the access transistor. The floating gate 5247 and a tunnel dielectric 5249 are located between the word line 5239 and the channel region 5265 of the EEPROM 5232.

To program the floating gate 5247 of a cell 5232/5261, its source bit line 5233A is grounded, its drain bit line 5233B floats, and a high positive voltage pulse is applied to the selected cell's word line. This tunnels electrons to the floating gate. All other bit lines on the same device level are left floating or are placed at a slight positive voltage while all other word lines on the same level are grounded. To read, the selected cell's word line is pulsed to a read voltage of above the access transistor's threshold voltage while the cell's source bit line is grounded and drain bit line is set at a low positive voltage, such as 1 to 3 V. All other bit lines at the same level are left floating or grounded while all word lines at the same level are grounded. To erase the cell, its word line is pulsed to a high negative value while its source bit line is grounded. To erase the whole array, all word lines can be pulsed to a high negative value while all source bit lines are grounded.

In another preferred aspect of the flash memory array, a gate to drain offset region 5267 is provided to reduce TFT band-to-band defect related

drain leakage, as shown in Figure 85. Thus, in the example of Figure 85, the word line 5239 and the charge storage region 5241 are offset apart from the drain region 5243B. A thick insulating layer 5269 is located between the semiconductor islands 5237 and the word lines 5239 in the offset region 5267. The floating gates 5247, the tunnel dielectric 5249 and the control gate dielectric 5251 have aligned lateral sides 5253A and B. Only one of the lateral sides 5253A is aligned to the lateral side 5255A of the semiconductor islands 5237. The islands 5237 have a greater width than the floating gates 5247, the tunnel dielectric 5249 and the control gate dielectric 5251.

If desired, ONO or isolated nanocrystal charge storage regions may be used instead of the floating gate charge storage regions in the embodiments of Figures 84 and 85. Furthermore, the devices of Figures 84 and 85 may be formed in a bottom gate configuration (i.e., with the bit lines above the word lines) if desired.

In the flash memory array of Figures 83A and B, each cell size per bit is about $8F^2/N$ to about $10F^2/N$, where F is a minimum feature size and N is a number of device levels in the array. In the flash memory array of Figures 84 and 85, each cell size per bit is about $9F^2/N$ to about $11F^2/N$. Thus, a cell size per bit of about $8F^2/N$ to about $11F^2/N$, may be achieved. This cell size compares favorably with cell sizes of commercially available flash memory arrays, which range from $7.7F^2$ to $13.9F^2$. If the access transistors and contacts are factored in the effective cell size of the commercially available devices, then due to redundancy, their cell size ranges from $9.8F^2$ to $19.2F^2$. However, when the flash memory array of the present embodiment is formed as a three dimensional array (i.e., $N > 1$), then the cell size per bit of the flash memory array of the present embodiment is significantly smaller than that of the prior art. For example, for $N = 2$, the cell size is about $4F^2$ to about $5.5F^2$. For $N > 2$, the cell size is even smaller.

The method of making the flash memory array of Figures 83-85 is illustrated in Figure 86. Figures 86A-D illustrate a method of making the flash memory array where the word lines are disposed above the bit lines in each device level. A plurality of spaced-apart bit line conductors 5233 are formed at a first height above the substrate (not shown) by etching a first conductive layer using a first photoresist mask. The bit line conductors 5233A and B extend in a first direction, as shown in Figure 86A. Preferably,

the bit lines comprise polysilicon and metal or metal silicide layers. A first insulating layer 5245 is deposited above and between the bit line conductors 5233A, B. The insulating layer 5245 is planarized by CMP until the top surface of the bit line conductors 5233A, B is exposed.

5 A stack of layers including a first semiconductor layer 5237 and a charge storage film are deposited on the exposed bit line conductors 5233A, B and the planarized insulating layer 5245, as shown in Figure 86B. Layer 5237 may be an amorphous silicon or a polysilicon layer. In Figure 86B, the charge storage film comprises a tunnel dielectric layer 5249 and a floating
10 gate polysilicon layer 5247. Alternatively, the charge storage film may be an ONO stack or dielectrically isolated nanocrystals.

A second photoresist layer (not shown) is formed on the stack and photolithographically patterned into a mask. Using this photoresist layer as a mask, the stack of layers 5237, 5249 and 5247 is etched to form a plurality
15 of first rail stacks 5271 (only one such rail stack is shown in Figure 86C for clarity). The first rail stack 5271 extends in the same or substantially the same direction as the bit line conductors 5233 in a plane parallel to the substrate. Each of the first rail stacks 5271 contains a semiconductor rail 5237 and a charge storage region rail 5247/5249. The first rail stacks 5271
20 have at least one aligned lateral edge 5253/5255. In Figure 86C, the first rail stacks 5271 have two such aligned lateral edges since each first rail stack is patterned using the same photoresist mask, which is removed after the etching step.

If floating gate type EEPROMs are to be formed, then the control gate
25 insulating layer 5251 is deposited over the first rail stacks 5271 and in the spaces 5273 between the first rail stacks, as shown in Figure 86D. Thus, layer 5251 extends beyond the lateral edges of the first rail stacks 5271. If an ONO or isolated nanocrystal type EEPROMs are to be formed, then the semiconductor layer 5237 would be deposited and patterned into first rail
30 stacks 5271 after deposition. Then the ONO or the nanocrystal containing layer would be deposited over the patterned first rail stacks 5271, followed by the deposition of a conductive layer 5239 for the wordline.

A second conductive layer 5239 is deposited over the control gate insulating layer 5251. Preferably, layer 5239 comprises polysilicon and metal

silicide sublayers. A third photoresist mask (not shown) is formed over the second conductive layer 5239. The second conductive layer 5239, the control gate dielectric 5251 and the first rail stacks 5271 are then etched to form a plurality of second rail stacks 5235, as shown in Figure 86D. The second rail stacks comprise the patterned second conductive layer which forms the word line 5239, charge storage region islands 5247/5249/5251 and the semiconductor islands 5237.

The source 5243A and drain 5243B regions are formed by outdiffusing dopants of a second conductivity type (i.e., N⁺ or P⁺) into the semiconductor islands 5237 of a first conductivity type (i.e., P⁻ or N⁻) from the first plurality of spaced-apart conductors. The source and drain regions may be formed at any time during the fabrication sequence after the semiconductor layer 5237 is deposited on the bit line conductors 5233A, 5233B. For example, the device may be annealed after the formation of the second rail stacks 5235 to outdiffuse the dopants into the source and drain regions and to recrystallize the amorphous silicon layer 5237 into a polysilicon layer (or to increase the layer 5237 grain size). The outdiffusion anneal and the crystallization anneal may occur during the same or during separate heating steps. For example, the recrystallization anneal may take place right after layer 5237 is deposited.

The side surfaces of the second rail stacks 5235 are aligned in a plane perpendicular to the substrate and parallel to a direction which extends from the source 5243A to the drain 5243B of the TFT EEPROM 5232, as shown in Figure 83B. The control gate dielectric 5251 is disposed between the word line 5239 and the first insulating layer 5245. Since the control gate dielectric is part of the first rail stacks 5235, the control gate dielectric 5251 is aligned in a plane perpendicular to the substrate and parallel to a source to drain direction to the semiconductor islands 5237, the tunnel dielectric 5249, the floating gates 5247 and the control gates 5239, as shown in Figure 83B. The first rail stacks 5271 are converted into islands during the etching of the second rail stacks 5235.

A second insulating layer 5257 is then deposited over the second rail stacks 5235 and planarized by CMP to be level with the second rail stacks, as shown in Figure 83B. An interlayer insulating layer 5259 is then deposited over the second insulating layer 5257 and the second rail stacks

5235. If desired, a single insulating layer may be deposited above and between the second rail stacks 5235 to form the second insulating layer 5257 and the interlayer insulating layer 5259. The single layer is then planarized by CMP.

5 If desired, a plurality of additional device levels of the array may be monolithically formed above layer 5259 to form a three dimensional monolithic array having at least three device levels, as shown in Figure 83A. Each device level is preferably separated by an interlayer insulating layer.

10 In an alternative method of making the flash memory array, the word line in each device level may be formed below the bit line conductors (i.e., bottom gate TFT EEPROMs rather than top gate TFT EEPROMs are formed). In the alternative method, the second rail stacks 5235 comprising the gate lines 5239, the charge storage regions 5251/5247/5249 and the semiconductor islands 5237 are formed first, as shown in Figure 86E. Then, 15 the first insulating layer 5245 is formed on the semiconductor islands of the second rail stacks 5235. The first insulating layer 5245 may also be formed between the second rail stacks if desired. Alternatively, another insulating layer is formed between the second rail stacks and planarized by CMP prior to the formation of the first insulating layer 5245.

20 Trenches are then formed in the first insulating layer 5245. Source and drain regions 5243 are formed in the semiconductor islands 5237 by ion implanting (or diffusing) dopant ions through the trenches. The photoresist layer (not shown) used during the etching of the trenches may be removed before or after the ion implantation. A second conductive layer (such as a 25 layer comprising polysilicon and silicide sublayers) is formed in the trenches and over the first insulating layer, as shown in Figure 86F. The second conductive layer is then planarized by CMP to form the bit line conductors 5233 overlying the semiconductor islands 5237. Alternatively, the source and drain regions 5243 may be formed by outdiffusion from the bit line 30 conductors 5233 rather than by ion implantation.

Similar methods may be used to form the flash memory array having TFT EEPROMs with an access transistor, as shown in Figure 84 or having TFT EEPROMs with a drain offset region, as shown in Figure 85. In these methods, the stack of layers which includes a tunnel dielectric layer 5249

and a floating gate layer 5247 are deposited over the first semiconductor layer 5237, as shown in Figure 86C. The stack of layers is then patterned to form first rail stacks 5271 which include semiconductor rails 5237 having a first width and charge storage region rails 5247/5249 having a second width smaller than the first width, such that the first rail stacks have one aligned lateral edge and drain portions of the semiconductor rails 5237 are exposed.

Such a structure may be achieved by two different etching methods. The first etching method includes forming a first photoresist mask 5275 having a first width over the stack, as shown in Figure 86G. The first semiconductor layer 5237, the tunnel dielectric layer 5249 and the floating gate layer 5247 are then etched using the first photoresist mask 5275, as shown in Figure 86G. A second photoresist mask 5277, having a second width smaller than the first width, is then formed over the floating gate layer 5247. The tunnel dielectric layer 5249 and the floating gate layer 5247 but not the first semiconductor layer 5237 are then etched using the second photoresist mask as shown in Figure 86H.

The second etching method includes forming a first photoresist mask 5279 having a first width over the stack and etching the tunnel dielectric layer 5249 and the floating gate layer 5247 using the first photoresist mask 5279 to expose a portion of the first semiconductor layer 5237, as shown in Figure 86I. Then a second photoresist mask 5281, having a second width larger than the first width, is formed over the floating gate layer 5247 and over an exposed portion of the first semiconductor layer 5237 (it is possible that there may be some misalignment between layer 5281 and layers 5249/5249). The first semiconductor layer 5237 is then etched using the second photoresist mask 5281, as shown in Figure 86J.

To form the TFT EEPROMs with an access transistor 5261 of Figure 84, a control gate dielectric layer 5251 is formed over the patterned floating gates 5247 and over the exposed portions of the semiconductor rails 5237 of the first rail stacks 5271. The control gate dielectric layer 5251 functions as a gate dielectric of the access transistor 5261 over the exposed portions of the semiconductor rails 5237.

To form the TFT EEPROMs with a drain offset region 5267 of Figure 85, the control gate dielectric layer 5251 is patterned at the same time as the floating gate layer 5247 and the tunnel dielectric layer 5249, to expose the drain portion and part of the channel silicon of the semiconductor rails 5237. A second insulating layer 5269 is then formed over the control gate dielectric 5251 and the exposed portion of the semiconductor rails 5237, as well as between the semiconductor rails 5237 to isolate the semiconductor rails from each other. Layer 5269 is relatively thick, having a thickness that is the same as or greater than the thickness of the charge storage regions 5241. Layer 5269 is then planarized by CMP to expose the top portion of the charge storage regions. The word line 5239 is then formed over the second insulating layer 5269 to form the offset regions 5267.

The nonvolatile, multiprogrammable flash memory array of the preferred embodiment provides many-times -programmable cells in a crosspoint (i.e., rail stack) array. FN tunneling is used for program and erase. This allows many cells to be written in parallel and provides high density, low power file storage. In addition, the cell sizes per layer compare very favorably with cell sizes of commercially available flash memories.

V. CMOS ARRAY FOR LOGIC AND MEMORY CIRCUITS

In the previous embodiments, arrays of NMOS or PMOS devices were described. However, in another preferred embodiment of the present invention, an array of CMOS (complementary metal oxide semiconductor) transistors is provided. Preferably, adjacent NMOS and PMOS transistors have a common gate. However, the adjacent NMOS and PMOS transistors may have separate gates if desired. The array of CMOS devices may comprise an array of vertical pillar CMOS devices, an array of self aligned CMOS TFTs or an array of rail stack TFTs, as described in any previous embodiment. The CMOS devices are preferably formed as a three dimensional monolithic array above the substrate. However, the CMOS devices may also be formed in a two dimensional array in or above a semiconductor substrate, if desired.

The NMOS and PMOS transistors of the CMOS array may be formed adjacent to each other in the same device level in an alternating fashion (i.e.,

as alternating NMOS and PMOS transistors). However, in a preferred embodiment of the present invention, the one charge carrier type transistors (i.e., NMOS or PMOS) are formed above the other charge carrier type transistors (i.e., PMOS or NMOS) with a common gate line (also known as a word line in memory devices) between them. Thus, the array preferably comprises a plurality of vertically stacked, common gate CMOS transistors.

Figure 87 illustrates one device level of a vertically stacked, common gate CMOS array in a rail stack configuration according to a preferred embodiment of the present invention. It should be noted that the array may also be arranged in a self aligned TFT or pillar configurations described previously. The CMOS array in Figure 87 is similar to the array illustrated in Figure 73, except that transistors of different charge carrier type are formed on either side of the gate line. In Figure 87, the NMOS transistors are arranged below the PMOS transistors. However, it should be understood that the PMOS transistors may be arranged below the NMOS transistors if desired.

In Figure 87, the array of CMOS devices 5300 is preferably formed over a planarized interlayer insulating layer 5301, such as a CMP planarized silicon oxide layer. Layer 5301 is formed over a substrate (not shown) as in the previous embodiments. Each CMOS device is thus a CMOS TFT because it is formed over an insulating layer. However, the CMOS devices may be formed in a monocrystalline silicon substrate, if desired.

The array includes a plurality of gate lines (i.e., word lines) 5303 (only one gate line is shown in the cross sectional view of Figure 87). Preferably the gate line comprises a first N+ polysilicon layer 5305, a silicide layer 5307, such as a $TiSi_x$ or WSi_x layer, over the first polysilicon layer and a second P+ polysilicon layer 5309 above the silicide layer. The gate line 5303 acts as a gate electrode in each TFT. Thus, no separate gate electrodes connected to the gate lines are required.

A first insulating layer 5311 is disposed adjacent to a first side of the gate electrode 5303. This insulating layer 5311 may be a conventional gate dielectric. Preferably, the insulating layer 5311 is a charge storage layer (i.e., charge trapping media), such as an ONO stack or isolated nanocrystals, to form charge storage CMOS TFTs, such as EEPROM CMOS TFTs. If floating

gate type EEPROM CMOS TFTs are desired, then a floating gate and a control gate dielectric may be added between the insulating layer 5311 and the gate line 5303.

5 A p-type semiconductor layer 5313, such as a P- polysilicon layer, is disposed on a side of the first insulating layer opposite to the gate 5303. This layer contains the NMOS TFT bodies. N+ source and drain regions 5315 are disposed in layer 5313. The portions of layer 5313 between regions 5315 comprise NMOS TFT channel regions.

10 Preferably, the source and drain regions 5315 are formed by outdiffusion of n-type dopants from the source and drain electrodes (i.e., bit lines) 5317. However, regions 5315 may be formed by any other method, such as by masking and ion implantation. The electrodes 5317 contact the source and drain regions 5315 and are disposed on the bottom of the p-type semiconductor layer 5313 (i.e., on the side of layer 5313 opposite to the
15 first insulating layer 5311). Preferably, the electrodes 5317 comprise N+ polysilicon rails which extend in a direction perpendicular to the gate line 5303. If desired, an optional metal or metal silicide layer is formed in contact with electrodes 5317 to increase their conductivity. However, the electrodes
20 5317 may comprise metal or metal silicide instead of the heavily doped polysilicon, if desired. A planar insulating filler layer 5318, such as silicon oxide, is disposed between the source and drain electrodes 5317.

Thus, each NMOS TFT 5319 is located between adjacent source and drain regions 5315 and comprises a portion of layers 5305, 5311, 5313 and 5317, as illustrated in Figure 87. The PMOS TFTs 5321 are located above
25 the NMOS TFTs 5319.

The PMOS TFTs 5321 include a second insulating layer 5323 adjacent to a second side of the gate electrode 5303. In Figure 87, layer 5323 is located on the P+ polysilicon layer 5309 of the gate line 5303. The insulating layer 5323 may be a conventional gate dielectric. Preferably, the
30 insulating layer 5323 is a charge storage layer (i.e., charge trapping media), such as an ONO stack or isolated nanocrystals, to form charge storage CMOS TFTs, such as EEPROM CMOS TFTs. If floating gate type EEPROM CMOS TFTs are desired, then a floating gate and a control gate dielectric may be added between the insulating layer 5323 and the gate line 5303.

An n-type semiconductor layer 5325, such as an N- polysilicon layer, is disposed above the second insulating layer 5323. Layer 5325 is disposed on the opposite side of layer 5323 from the gate electrode 5303. P+ source and drain regions 5327 are disposed in layer 5325, such that regions of layer
5 5325 between the source and drain regions 5327 comprise channel regions of PMOS TFTs. Source and drain electrodes 5329 are disposed over the N-polysilicon layer 5325 and in contact with the source and drain regions 5329. Thus, the electrodes 5329 are disposed on top side of the N-polysilicon layer 5325 opposite to the second insulating layer 5323. A planar
10 insulating filler layer 5331, such as silicon oxide, is disposed between the source and drain electrodes 5329. If desired, an optional metal or metal silicide layer is formed in contact with electrodes 5329 to increase their conductivity.

Thus, each PMOS TFT 5321 is located between adjacent source and
15 drain regions 5327 and comprises a portion of layers 5309, 5323, 5325 and 5329, as illustrated in Figure 87. A TFT EEPROM CMOS device (5319 and 5321) is formed at each intersection of the first and the third spaced-apart electrodes or conductors 5317, 5329 and the common gate line 5303. If desired, the CMOS structure may be inverted and the PMOS TFTs formed
20 below NMOS TFTs. It should be noted that NMOS and PMOS electrodes (i.e., bit lines) do not have to fall directly on top of each other, although they preferably should have the same pitch. NMOS and PMOS transistors thus can have different channel lengths, but the pitch (and thus array size) will be limited by the longer of the two channel lengths. In one preferred aspect,
25 TFTs of one conductivity type (i.e., NMOS or PMOS TFTs) contain a charge storage layer or region, while TFTs of the other conductivity type (i.e., PMOS or NMOS) do not have a charge storage region or layer. Thus, the CMOS of this aspect comprises one EEPROM TFT and one non-EEPROM TFT.

The TFT CMOS device array 5300 illustrated in Figure 87 is highly
30 planar and compact. The NMOS source and drain electrodes 5317 comprise polysilicon rails which extend above the interlayer insulating layer 5301 in a first plane parallel to the substrate surface. The p-type polysilicon layer 5313 extends above the source and drain electrodes 5317 in a second plane. The gate line 5303 extends above layers 5317, 5313 and 5311 in a third plane.
35 The n-type polysilicon layer 5325 extends above the gate line 5303 in a fourth plane. The PMOS source and drain electrodes 5329 comprise

polysilicon rails which extend above the n-type semiconductor layer 5325 in a fifth plane. Each of the five planes does not intersect any of the other planes.

The TFT CMOS array 5300 is also self aligned. The gate electrode 5303, the first insulating layer 5311, the p-type semiconductor layer 5313, the second insulating layer 5323 and the n-type semiconductor layer 5325 comprise a rail stack which is located in a plane parallel to the substrate. The rail stack extends perpendicular to the source and drain electrodes 5317, 5329. Thus, the gate electrode 5303, the first insulating layer 5311, the p-type semiconductor layer 5313, the second insulating layer 5323 and the n-type semiconductor layer 5325 are self aligned in a plane perpendicular to the substrate and parallel to the source to drain direction, as will be described in more detail below.

The TFT CMOS array 5300 is preferably arranged in a monolithic three dimensional array comprising a plurality of device levels vertically separated by one or more interlayer insulating layers. Each device level the array contains TFT CMOS devices 5300, as in the previous embodiments. A peripheral or driver circuit (not shown) is arranged in the substrate, preferably below the array and at least in partial vertical alignment with the array, or alternatively, within or above the array and at least in partial vertical alignment with the array.

Figures 88A-D illustrate a method of making the rail stack TFT CMOS array 5300 according to a preferred embodiment of the present invention. First, an N+ polysilicon layer is deposited and patterned to form the source and drain electrodes or conductors 5317. An insulating layer 5318, such as a silicon dioxide layer, is then deposited over and between the conductors 5317. Layer 5318 is then planarized by CMP to form a planarized block 5331, as shown in Figure 88A. The top surfaces of the conductors 5317 are exposed in the top surface of the block.

A stack of layers is then deposited on the block 5332. These layers include the p-type polysilicon (or amorphous silicon) layer 5313, the first insulating or local charge storage film 5311, the gate layer 5303, the second insulating or charge storage film 5323 and the n-type polysilicon (or amorphous silicon) layer 5325. A photoresist mask (not shown) is then

formed over this stack, and the stack of layers is patterned to form a plurality of rail stacks 5333 (only one rail stack 5333 is shown in Figure 88B for clarity). The mask may be removed after all the layers have been patterned. Since all of the layers in rail stack 5333 are patterned during the same step,
5 the layers in the rail stack 5333 are self aligned in a plane perpendicular to the substrate (i.e., the sides of the rail stack 5333 are planar). The rail stacks 5333 are disposed above the block 5332. The rail stacks extend in a different direction from the direction of the electrodes 5317. Preferably, the rail stack 5333 and the electrodes 5317 extend in perpendicular directions
10 within the array, as shown in Figure 88B.

An insulating layer 5331, such as a silicon oxide layer, is then deposited over the rail stack 5333, such that it fills in the spaces 5335 between the rail stacks 5333, as shown in Figure 88C. Layer 5331 is then planarized by CMP. A photoresist mask (not shown) is formed on layer
15 5331, and parallel trenches 5339 are etched in layer 5331 using the mask. The trenches extend parallel to the electrodes 5317 and perpendicular to the rail stacks 5333, as shown in Figure 88C.

If desired, optional sidewall spacers (not shown) are formed on the sidewalls of the rail stack 5333 before the deposition of layer 5331.
20 Preferably, the spacers are made from an insulating material that is different from the material of layer 5331. The spacers are preferably made of silicon nitride. The spacers protect the sidewalls of the stack 5333 during the etching of the trenches. The spacers keep the trench etch from extending too far past the top of the gate lines in the area between gate lines, to
25 protect against gate to source/drain shorts.

Using layer 5331 and/or the photoresist as a mask, p-type ions (i.e., boron or BF_2) are implanted into the exposed n-type semiconductor layer 5325 through the trenches 5339. The ions form P+ source and drain regions 5327 in layer 5325, as shown in Figure 88D.

A p-type polysilicon layer is then deposited over layer 5331 and in the trenches 5339. The polysilicon layer is planarized by CMP or etched back to form a plurality of spaced apart P+ electrodes 5329 embedded in the planarized insulating layer 5331. The electrodes 5329 are located above the rail stacks 5333 and contact the P+ source and drain regions 5327. Since

the electrodes 5329 and source and drain regions 5327 are formed during the same lithography step, there is no misalignment between the electrodes 5329 and source and drain regions 5327. Alternatively, the source and drain regions 5327 may be formed by outdiffusion from the electrodes 5329 rather than by ion implantation into the trenches 5339.

The array is annealed to form N+ source and drain regions 5315 by outdiffusion from N+ electrodes 5317 and to recrystallize the amorphous or polysilicon semiconductor layers 5313 and 5325. The outdiffusion and recrystallization may be carried out during the same or different annealing steps at any desired point in the fabrication process.

If desired, an interlayer insulating layer is formed over the array shown in Figures 87 and 88D, and another device level containing another array of TFT CMOS EEPROM devices 5300 is monolithically formed thereon. Routing metallization layers (preferably a metal layer other than aluminum) may be formed in the interlayer insulating layer. Additional interlayer insulating layers and device levels may be formed over the second level of the array if desired, to form at least three device layers. In another alternative aspect of this embodiment, a second rail stack containing a gate line is formed directly on top of the PMOS electrodes 5329 without an intervening interlayer insulating layer. Thus, the PMOS electrodes 5329 would contain source and drain regions in two rail stacks. In other words, plural device levels may be formed without intervening interlayer insulating layers to form a three dimensional monolithic array. This arrangement offers more transistors with fewer processing steps, but with less programming flexibility.

As shown in Figure 89, the resulting TFT CMOS array is a matrix of NMOS 5319 and PMOS 5321 devices with common gates 5303. The array shown in Figure 89 is an unprogrammed or unconfigured array. The array can then be configured into logic elements or memory devices by rupturing the gate dielectric (i.e., the charge storage film or region) to form a conductive link which connects the gate lines (i.e., word line rows) 5303 and source and drain electrodes 5317, 5329 (i.e., bit lines), or by storing charge in the charge storage regions of either NMOS or PMOS transistors to raise their threshold voltages and keep them permanently off. The array of TFT CMOS EEPROM devices 5300 may be used to form either logic elements or a

memory array. Furthermore, the same semiconductor device in the unconfigured array may be used either as an antifuse or as an EPROM or an EEPROM.

According to a preferred embodiment of the present invention, a circuit comprising a plurality of charge storage devices and a plurality of antifuse devices is provided. The circuit may comprise a field programmable gate array or a programmable logic device. Preferably, the plurality of charge storage devices and the plurality of antifuse devices comprise a same set of devices. This greatly simplifies the fabrication of the circuit. These devices function as charge storage devices when a first programming voltage is applied to the devices to turn these devices off by increasing their threshold voltage. These devices also function as antifuses when a second programming voltage higher than a first voltage is applied to the devices. The second voltage may be any voltage which is sufficient to form a conductive link through the charge storage region. For example, the first (i.e., charge storage voltage) may be less than 5 volts, while the second voltage sufficient to form the conductive link may be 5-50 volts, depending on the device characteristics. The voltages are provided to the devices by the driver or peripheral circuit. However, if desired, charge storage and antifuse semiconductor devices having a different structure may be provided.

It should be noted that any charge storage devices which function as an antifuse when a conductive link has been formed through its charge storage region are within the scope of the present invention. Thus, any device is within the scope of the present invention if the device contains a semiconductor active region, a charge storage region adjacent to the semiconductor active region, a first electrode and second electrodes, and where charge is stored in the charge storage region when a first programming voltage is applied between the first and the second electrodes, and a conductive link is formed through the charge storage region to form a conductive path between the first and the second electrodes. Therefore, a charge storage device which is capable of being used as an antifuse is not limited to rail stack TFT EEPROMs. Such charge storage devices may include the pillar or self aligned TFT EEPROMs and diodes with charge storage regions of the previous embodiments, as well as EPROMs and EEPROMs formed in a single crystal semiconductor substrates.

Figure 90 illustrates how a 4x4 cell array of the circuit of Figure 89 can be programmed into an inverter 5343. First, a high voltage is applied between gate (i.e., word) line 5345 and bit lines 5347, which will be used to carry the output voltage, V_{out} . This causes conductive antifuse links 5348 to form to electrically connect lines 5345 and 5347. Then, the driver circuit provides a programming voltage to all other transistors 5350 to increase their threshold voltage to turn them off, except to NMOS transistors 5355 and PMOS transistors 5357. The NMOS 5355 and PMOS 5357 transistors form the inverter. When a high voltage, V_{in} , is provided into gate line 5349, then a low voltage, V_{out} , is read out, and vice-versa. Voltages V_{ss} (i.e., ground) and V_{DD} (i.e., power supply voltage) are provided into bit lines 5351 and 5353 which are connected to transistors 5355 and 5357.

Figure 91 illustrates how a 4x4 cell array of the circuit of Figure 89 can be programmed into a two input NAND gate 5360. First, a high voltage is applied between gate (i.e., word) line 5345 and bit lines 5347, which will be used to carry the output voltage, V_{out} . This causes conductive antifuse links 5348 to form to electrically connect lines 5345 and 5347. Then, the driver circuit provides a programming voltage to all other transistors 5350 to increase their threshold voltage to turn them off, except for PMOS transistors 5361 and 5365 and NMOS transistors 5363 and 5365. The transistors 5361, 5363, 5365 and 5367 form the NAND gate. Input voltages V_{in1} and V_{in2} are provided into gate lines 5369 and 5371. CMOS 5361/5363 is connected to gate line 5369, while transistors 5365 and 5367 are connected to gate line 5371. Voltages V_{ss} and V_{DD} are provided into bit lines 5373 and 5375. NMOS 5367 is connected to bit line 5375, while PMOS 5361 and 5365 are connected to bit line 5373. Output voltages can be read out from lines 5345 or 5347, which are connected by a blown antifuse 5348.

Figure 92 illustrates how a 5x6 cell array of the circuit of Figure 89 can be programmed into a static random access memory (SRAM) 5380. First, a high voltage is applied between gate (i.e., word) lines 5381 and 5383 and bit lines 5385, 5386, 5387 and 5388. This causes conductive antifuse links 5348 to form to electrically connect lines 5381 with lines 5385 and 5386, and to electrically connect lines 5383 with lines 5387 and 5388. Then, the driver circuit provides a programming voltage to all other transistors 5350 to increase their threshold voltage to turn them off, except for transistors 5389, 5390, 5391, 5392, 5393 and 5394. The transistors

5389 and 5390 are the SRAM access transistors, while transistors 5391, 5392, 5393 and 5394 are the cross coupled inverters. The cell is accessed by placing a positive voltage on the word line 5395. Data is input onto and read out of BL and BL-bar, which are provided into bit lines 5396 and 5397, respectively. Voltages V_{ss} and V_{DD} are provided into bit lines 5398 and 5399, respectively.

Figures 89-91 show various exemplary configurations that can be programmed. It should be noted that any other desired logic or memory device, such as a NOR gate, etc., may be programmed using the methods described above. Since all logic functions can be performed by basic elements, such as NAND gates, any logic circuit can be programmed into this type of an array. Furthermore, logic and memory devices may be programmed into the same circuit if desired. For logic devices, in general, the size of the logic block is $(x+1)^2$ times the cell area, where (x) is the number of inputs on the logic gate. Since the cell area here can be as small as $4F^2$, where F is the minimum feature size (half-pitch), then for $F=0.25$ microns, the minimum area per logic gate is $4(F(x+1))^2$, or 2.25 microns squared for a 2-input NAND or NOR gate. Preferably, the area per logic gate is $4(F(x+1))^2$ to $5(F(x+1))^2$. This size includes an "isolation" row and column on each edge of the block, that is shared with the next block.

VI. METAL INDUCED CRYSTALLIZATION

A preferred embodiment of the present invention is directed to a non-volatile thin film transistor (TFT) memory or logic device constructed above a substrate and including a source, drain and channel region made of deposited or grown amorphous silicon or polysilicon that has been crystallized by means of a transition metal-induced lateral crystallization (MILC) process. A two- or, more preferably, a three-dimensional many-times programmable (MTP) non-volatile memory or logic is constructed of such thin film transistor memory devices.

In accordance with the first aspect of the present embodiment, it is desirable to improve the performance characteristics of TFT-based non-volatile memory or logic cells having a channel formed in a deposited thin layer of silicon, such as amorphous silicon (a-Si) or polysilicon. This can be

accomplished if the grain size of the a-Si or polysilicon can be increased to resemble monocrystalline silicon.

In the past, crystallization of a-Si has been accomplished in a number of ways. In accordance with a first approach, a-Si may be partially
5 crystallized to form polycrystalline silicon with an anneal step taking tens of hours at about 600°C. This approach is not advantageous because the devices formed in that material have lower-performance characteristics and they take a relatively long amount of time to fabricate. Thus, crystallization can be enhanced by the use of transition metal or germanium catalysts to
10 induce lateral crystallization at seeding sites.

Unfortunately, most transistor-based devices fabricated in this manner suffer from relatively poor performance characteristics (relative to monocrystalline silicon) and exhibit subthreshold slope values on the order of 100's of mV/dec and an I_{dsat} of 10's of $\mu A/\mu m$. The metal-induced lateral
15 crystallization (MILC) is carried out at a temperature of about 400°C to about 700°C to achieve lateral crystallization growth rates of several or more $\mu m/hr$. To further enlarge the silicon crystal sites to hundreds of microns, a relatively short duration high temperature anneal step, e.g., 900°C for 30 minutes, is added to simultaneously crystallize multiple layers of a-Si (or
20 another semiconductor material). Note that a crystallization temperature range of about 750°C to about 975°C will also provide satisfactory results if the time of the anneal is adjusted accordingly. This short duration high temperature anneal will not saturate the diffusion regions of the devices contemplated herein and can be applied once to a multi-level device, as can
25 the low temperature anneal step.

An example of a process for recrystallizing a deposited a-Si layer in accordance with a specific embodiment of the present invention is now described and illustrated in Figs. 93-95. Those of ordinary skill in the art will now realize that many routine modifications to the process illustrated here
30 are possible and do not affect the inventive concepts set forth herein.

Turning now to Figs. 93-95, a process flow diagram of a fabrication process for a crystallized deposited (or grown) a-Si layer is illustrated in Fig. 93. Figs. 94A - 94H illustrate vertical cross sections of a silicon wafer prepared in accordance with the process of Fig. 93. Fig. 95 illustrates the

effect of metal-induced lateral crystallization (MILC) through seeding windows 5424 in a-Si deposited over buried oxide over a standard silicon wafer.

5 The first step 5406 of the process 5408 is to grow (or deposit) a thick oxide layer 5410 (Fig. 94A) (e.g., 3000Å) on a standard silicon wafer substrate 5412 to provide a buried oxide layer. The next step 5414 is to deposit a thin amorphous silicon (a-Si) layer 5416 (e.g., 1000Å) over buried oxide layer 5410. This can be accomplished, for example, with low pressure chemical vapor deposition (LPCVD) at 550°C using SiH₄ as the silicon source
10 at a flow rate of 70 SCCM and a pressure of 300 mtorr. Alternatively, layer 5416 may comprise a polysilicon layer. The next step 5418 is to deposit a sacrificial low temperature oxide (LTO) layer 5420 (e.g., 3000Å) and then in step 5419 to pattern it with mask 5422 and etch to expose transition metal seeding windows 5424. These seeding windows can be slots approximately 2
15 μm in width as shown in Fig. 95. Mask 5422 can now be removed.

The next step 5426 is to deposit a transition metal layer 5428 (e.g., 100Å Ni (nickel)) over LTO layer 5420. Other transition metals may be used although Ni is presently preferred. Other transition metals which may also be used, but which are less desirable than Ni are: Fe (iron), Co (cobalt), Ru
20 (ruthenium), Rh (rhodium), Pd (palladium), Os (osmium), Ir (iridium), Pt (platinum), Cu (copper) and Au (gold). Germanium may also be used if desired. The transition metal may also be introduced into the seeding window by implantation and other mechanisms well known to those of ordinary skill in the art.

25 The next step 5430 is to anneal for initial lateral crystallization. This step, illustrated in Fig. 94F, may be carried out in a range of temperature and times. For example, a 20 hour anneal at 560°C in N₂ ambient will work. Lower temperatures require longer anneal times, higher temperatures require shorter anneal times. Those of ordinary skill in the art will now recognize
30 that this can be optimized for throughput considerations. This step performs a crystallization which may be adequate for certain devices and provide silicon grain sizes of several to tens of μm. Other devices requiring even more performance and silicon grain sizes in the hundreds of μm may require the high temperature anneal step discussed below.

The next step 5432 is to strip the remaining transition metal layer 5428. This may be performed with $\text{H}_2\text{SO}_4:\text{H}_2\text{O}_2$ (4:1) at 70°C . Then step 5434 is the LTO layer 5420 is stripped with HF.

Finally, a high temperature anneal step 5436 (e.g., 900°C , 30 minutes, N_2 ambient) is conducted (if desired) to further crystallize the partially crystallized a-Si to form even larger grain silicon crystals, ($> 100\ \mu\text{m}$ in size). This step gives the crystallized a-Si layer (i.e., a large grain polysilicon layer) performance characteristics similar to conventional SOI (silicon on insulator) CMOS technology. Note that transition metal-crystallized semiconductor material as used herein will contain trace detectable amounts of the transition metal(s) used for facilitating the crystallization. In normal semiconductor processing, trace amounts of transition metals (typically Fe, Ni) will escape the structure of the semiconductor fabrication equipment (usually containing stainless steel) and embed themselves into the semiconductor film where the TFT channel would be formed. Normally these transition metals are present at a level of less than about 10^{14} atoms/cc. In transition metal crystallization, however additional trace amounts of transition metals in excess of about 10^{14} atoms/cc and up to about 10^{18} atoms/cc will remain in the crystallized semiconductor material after processing. This is generally not a contamination problem, however, where it is desired to create a gradient of such contaminants, a gettering material, e.g., P (phosphorous), may be placed in the source and/or drain regions of the TFT to reduce the concentration of such contaminants in the channel region by increasing the concentration of such contaminants in the respective source and/or drain regions. Formation of devices in the region of the seeding windows 5424 should be avoided due to excessive transition metal contamination.

The above described metal induced crystallization method may be used to recrystallize the active semiconductor layer of any of the above described devices. Thus, pillar TFTs, self-aligned TFTs, rail stack TFTs and diodes (i.e., an active semiconductor layer which contains one or more p-n junctions) of various configurations may be formed in the recrystallized a-Si or polysilicon.

VII. METALLIZATION

In the various embodiments described above, a metal silicide layer was formed in contact with a silicon layer, such as a polysilicon word line or bit line. One preferred method of forming a titanium silicide layer in contact with
5 a silicon layer is by using a silicon cap and a TiN layer. The titanium silicide layer is formed on an undoped amorphous silicon cap layer. The cap layer is formed on a heavily doped silicon layer, such as a polysilicon or amorphous silicon layer doped to a concentration in excess of 10^{19} cm^{-3} , such as 10^{19} cm^{-3} to 10^{21} cm^{-3} . The cap layer is preferably deposited on P+ polysilicon or
10 N+ amorphous silicon layers. The N+ amorphous silicon may then be recrystallized into N+ polysilicon during subsequent annealing steps.

A method of forming a titanium silicide (TiSi_2) layer comprises the following steps. A heavily doped polysilicon layer is deposited. For example, a P+ polysilicon layer is boron doped to a concentration of $5 \times 10^{20} \text{ cm}^{-3}$, and
15 has a thickness of about 1400 Angstroms. A cap layer of undoped amorphous silicon is deposited on the P+ polysilicon layer. The cap may be 600 Angstroms thick, for example. A titanium layer is deposited on the cap. The titanium layer may be 250 Angstroms thick, for example. A titanium nitride layer is deposited on the titanium layer. The titanium nitride layer may
20 be 100 Angstroms thick, for example. Other layer thicknesses may be used, as required.

The layers are annealed at a temperature below 650°C for less than five minutes to react the titanium and the silicon in the cap to form a C49 phase TiSi_2 layer. The anneal may be carried out at 600°C for 1 minute, for
25 example. If desired, another P+ polysilicon layer is deposited over the stack and the stack is etched into a thin "wire" or "rail", such as a word line or bit line. The wire or rail may be 0.25 μm wide or less. The titanium silicide is then transformed from the C49 to the C54 phase by a high temperature (i.e., above 650°C) anneal. The anneal can take place before or after the wires or
30 rails are patterned, at 800°C for one minute, for example. By annealing each Si/Ti/TiN film stack below 650°C , dopant diffusion and thermal grooving of the TiSi_2 is minimized. Multiple film stacks can be deposited and etched sequentially.

The foregoing description of the invention has been presented for purposes of illustration and description. It is not intended to be exhaustive or to limit the invention to the precise form disclosed, and modifications and variations are possible in light of the above teachings or may be acquired from practice of the invention. The drawings and description were chosen in order to explain the principles of the invention and its practical application. The drawings are not necessarily to scale and illustrate the arrays in schematic block format. It is intended that the scope of the invention be defined by the claims appended hereto, and their equivalents.



We claim:

1. A memory device comprising:

a first input/output conductor formed above or on a first plane of
a substrate;

5 a second input/output conductor;

a semiconductor region located between said first input/output
conductor and said second input/output conductor an intersection of their
projections;

a charge storage medium; and

10 wherein charge stored in said charge storage medium affects the
amount of current that flows between said first input/output conductor and
second input/output conductor.

2. The memory device of claim 1 wherein said charge storage medium
15 is formed between the intersection of said first input/output conductor and
said second input/output conductor.

3. The memory device of claim 2 wherein said charge storage medium
is formed directly on said semiconductor region.

20

4. The memory device of claim 1 wherein said charge storage medium
is formed adjacent to said semiconductor region.

5. The memory of claim 4 further comprising a control gate formed
25 adjacent to said charge storage medium.



6. The memory of claim 1 wherein current flows through said semiconductor region in a direction perpendicular to said plane of said substrate.

5 7. The memory of claim 1 wherein said semiconductor region comprises doped silicon.

8. A memory device comprising:

10 a first input/output conductor formed above or on a first plane of a substrate;

a second input/output conductor formed above said first input/output conductor and having a projected intersection with said first input/output conductor;

15 a silicon body located between said first input/output conductor and said second input/output conductor and in direct alignment with said intersection of said first and second input/output conductors;

a charge storage medium; and

20 wherein read current flows through said silicon body between said first input/output and said second input/output in a direction perpendicular to the plane of said substrate and wherein charge stored in said charge storage medium affects the amount of read current that flows between said first input/output conductor and said second input/output conductor for a given voltage applied between said first input/output conductor and said second input/output conductor.

25

9. The memory device of claim 8 wherein said charge storage medium is formed on said silicon body and in direct alignment with said intersection of said first and said second input/output conductors.



10. The memory device of claim 8 wherein said charge storage medium is formed adjacent to said silicon body.

5 11. The memory device of claim 8 further comprising a control gate formed adjacent to said charge storage medium.

12. A memory device comprising:

10 a first input/output conductor formed above or on a first plane of a substrate;

a second input/output conductor formed above the first input/output conductor;

a third input/output conductor formed above the second input/output conductor;

15 a first semiconductor region located between an intersection of projections of said first input/output conductor and said second input/output conductor;

20 a second semiconductor region located between an intersection of projections of said second input/output conductor and said third input/output conductor; and

a first charge storage medium that affects the amount of current that flows between said first input/output conductor and second input/output conductor.

25

13. A memory cell comprising:

a diode having a first region and a second region;

a charge storage region;

an insulation region disposed adjacent to the charge storage region;
a first contact to the first region, and
a second contact;

wherein a predetermined potential across the first and second
5 contacts causes a current to flow through the diode, insulation region and
charge storage region.

14. The memory cell of claim 13 including a second insulation region
disposed adjacent the second contact and the storage region opposing to the
10 first insulation region.

15. The memory cell of claim 13 wherein the insulation regions are
oxide regions.

15 16. The memory cell of claim 13 wherein the storage region includes a
nitrogen compound.

17. The memory cell of claim 16 wherein the compound includes
oxygen.
20

18. The memory cell of claim 16 wherein the compound includes
silicon.

19. The memory cell of claim 16 wherein the storage region comprises
25 alumina.

20. The memory cell of claim 13 wherein the diode comprises doped
substrate regions.



21. The memory cell of claim 14 or 15 wherein the diode comprises layers disposed above a substrate.

5 22. The memory cell of claim 15 wherein the oxide regions are approximately 1-5nm thick.

23. The memory cell of claim 22 wherein the oxide region is approximately 2-3nm thick.

10

24. A nonvolatile read-write memory cell comprising:

an N doped region;

a P doped region;

a storage element disposed between the N doped region and the

15 P doped region;

conductors for passing a current through the N doped region, the P doped region and the storage element.

25. The memory cell defined by claim 24 wherein the storage element
20 comprises a first oxide region.

26. The memory cell defined by claim 25 wherein the storage element comprises a second oxide region.

25 27. The memory cell defined by claim 25 wherein the storage element comprises a region containing nitrogen.



28. The memory cell defined by claim 27 wherein the storage element comprises a second oxide region.

29. The memory cell defined by claim 24 wherein the storage element
5 is in direct electrical contact with at least one of the doped regions.

30. The memory cell defined by claim 24 wherein the storage element includes silicon.

10 31. The memory cell defined by claim 25 wherein the storage element comprises alumina.

32. The memory cell defined by claim 24 wherein at least one of the doped regions is disposed in a substrate.

15 33. The memory cell defined by claim 24 wherein at least one of the doped regions is disposed above a substrate.

34. A method for operating a memory cell comprising:
20 trapping charge in a region to program the cell;
passing a current through the region when reading data from the cell.

35. The method defined by claim 34 where the passing step includes causing a current to flow in a first direction to program and read the cell.

25 36. The method defined by claim 34 where the passing step further includes causing a current to flow in a second direction to erase the cell.



37. The method defined by claim 34 wherein the trapping step includes passing a current through a storage element in a first direction.

38. The method defined by claim 34 wherein the erasing step includes
5 passing current through a storage element in a second direction.

39. In a structure having a diode and an oxide region that exhibits a negative-resistance characteristic as a voltage forward biases the diode, an improvement comprising:
10 a storage region for trapping charge disposed adjacent to the oxide region such that a current through the diode and oxide region passes through the storage region.

40. The improved structure defined by claim 39 wherein the storage
15 region comprises a compound that includes nitrogen.

41. The improved structure defined by claim 40 wherein the compound includes oxygen.

20 42. The improved structure defined by claim 41 wherein the compound includes silicon.

43. The improved structure defined by claim 39 wherein the storage
25 region comprises alumina.

44. An array of memory cells comprising:
a plurality of cells having at least one semiconductor region and a storage region for trapping charge; and



a control means for controlling the flow of current through the semiconductor region and the storage region.

45. The array defined by claim 44 wherein the control means is
5 disposed in the cells.

46. The array defined by claim 44 wherein the at least one semiconductor region is N type.

10 47. The array defined by claim 46 wherein the control means comprises a P type semiconductor region and is disposed adjacent the N type semiconductor region.

15 48. The array defined by claim 47 wherein the storage means includes an oxide region.

49. The array defined by claim 48 wherein the storage means includes a nitrogen compound.

20 50. The array defined by claim 44 wherein the control means is disposed externally to the cells.

25 51. The array defined by claim 44, wherein the semiconductor regions of the cells are disposed in a substrate.

52. The array defined by claim 44 wherein semiconductor regions of the cells are formed of polysilicon.



53. The array defined by claim 47 wherein the control means comprises an n-channel, field-effect transistor which includes the n-type region.

54. A memory array having N levels where N is two or more, fabricated
5 above a substrate, each level comprising:
first spaced-apart conductors in a first plane parallel to the substrate;
second spaced-apart conductors in a second plane parallel to the
substrate and above the first plane;
a plurality of cells one disposed between each of the first and second
10 conductors, each cell comprising:
a steering element which more readily conducts current in one
direction, and
a storage stack comprising first and second oxide regions with a
storage region between the oxide regions;
15 the steering element and storage stack being disposed between the first
and second conductors such that a current from one conductor passes
through the steering element, first oxide, storage region and second oxide
before reaching the second conductor.

20 55. The memory array defined by claim 54 wherein the second
conductors in a level N-1 are shared with cells above and below the second
conductors.

56. The memory array defined by claim 54 wherein the steering
25 element comprises a p-type region and an n-type region with the storage
stack being in contact with at least the n-type doped region.



57. In a three dimensional memory array having a plurality of levels disposed above a substrate, each level having nonlinear elements, an improvement comprising:

a storage stack associated with each of the nonlinear elements
5 comprising a storage region for trapping charge disposed between regions of oxide such that a current flowing through the nonlinear elements passes through one of the oxide regions, the storage region and the other oxide region.

10 58. The improvement defined by claim 57 wherein charge is trapped in the storage region by passing a current of at least a first predetermined density in a first direction.

59. The improvement defined by claim 58 wherein charge trapped in
15 the storage region is sensed by passing a current in the first direction of less than a second predetermined density, said second density being less than the first density.

60. The improvement defined by claim 59 wherein trapped charge is
20 neutralized by a current through the storage region in a second direction opposite to the first direction.

61. The improvement defined by claim 60 wherein when the current
passes in the first direction the diodes are forward biased.

25

62. The improvement defined by claim 61 wherein the storage region includes a compound of nitrogen.



63. The improvement defined by claim 62 wherein the diode includes an n-type semiconductor region adjacent to one of the oxide regions.

5 64. A memory comprising:

a single crystalline substrate having a plane;

a first contact on or above said plane of said substrate;

a body on said first contact;

10 a second contact on said body wherein said second contact is substantially vertically aligned over said first contact;

a charge storage medium adjacent to said wherein read current flows between said first contact and said second contact in a direction perpendicular to said plane of said substrate; and

a control gate adjacent to said charge storage medium.

15

65. The memory of claim 64 wherein said body comprises silicon.

66. The memory of claim 64 wherein said body comprises a dielectric film surrounded by a silicon film.

20

67. The memory of claim 64 wherein said charge storage medium comprises a dielectric stack.

25 68. The memory of claim 64 wherein said charge storage medium comprises a silicon floating gate separated from said body by a dielectric.



69. The memory of claim 64 wherein said charge storage medium comprises a floating gate formed from conductive nanocrystals and separated from said body by a dielectric.

5 70. A memory comprising:

a silicon crystal substrate having a plane;

a first silicon film having a first conductivity type and a first concentration of said first conductivity type dopants formed above said substrate;

10 a second silicon film having a second conductivity type and a second concentration of said second conductivity type dopants, wherein said first concentration is greater than said second concentration;

a third silicon film having said first conductivity type and a third concentration of said first conductivity type dopants, wherein said first silicon film and said third silicon film are substantially vertically aligned;

15 a charge storage medium adjacent to said second silicon film;
and

a control gate adjacent to said charge storage medium.

20 71. The memory of claim 70 wherein said charge storage medium comprises an ONO film.

72. The memory of claim 70 wherein said charge storage medium comprises a first dielectric layer adjacent to said second silicon film, a floating gate adjacent to said first dielectric layer, and a second dielectric layer between said floating gate and said control gate.



73. The memory of claim 72 wherein said floating gate comprises nanocrystals.

74. The memory of claim 72 wherein said floating gate comprises a
5 continuous silicon film.

75. The memory of claim 70 wherein said first conductivity type is N type conductivity and wherein said second conductivity type is P type conductivity.

10

76. A memory comprising:

a first metal contact formed above a substrate;

a silicon film having a first conductivity type formed on said first metal contact and forming a Schottky junction with said first metal contact;

15 a second metal contact formed on said silicon film and forming a second Schottky junction with said silicon film;

a charge storage medium adjacent to said silicon film; and

a control gate adjacent to said charge storage medium.

20 77. The memory of claim 76 wherein said charge storage medium comprises an ONO film.

78. The memory of claim 76 wherein said charge storage medium comprises a first dielectric adjacent to said silicon film, a floating gate
25 adjacent to said first dielectric and a second dielectric between said floating gate and said control gate.



79. The memory of claim 78 wherein said floating gate comprises nanocrystals.

80. The memory of claim 78 wherein said floating gate is a silicon
5 floating gate.

81. The memory of claim 78 wherein said first conductivity type is P type conductivity.

10 82. A memory comprising:
a first silicon film having a first conductivity type formed above a substrate;

a first dielectric layer formed on said first silicon film;

15 a second silicon film of said first conductivity type formed on dielectric layer;

a third silicon film adjacent to and in contact with said first silicon film, said first dielectric layer and said second silicon film, wherein said third silicon film has a second conductivity type opposite said first conductivity type;

20 a charge storage medium adjacent to said third silicon film; and
a control gate adjacent to said charge storage medium.

83. The memory of claim 82 wherein said charge storage medium is an
25 ONO film.

84. The memory of claim 82 wherein said charge storage medium comprises a third dielectric adjacent to said third silicon film, a floating gate



* C L M S *

adjacent to said second dielectric and a third dielectric between said floating gate and said control gate.

85. The memory of claim 84 wherein said floating gate is formed from
5 nanocrystals.

86. The memory device of claim 84 wherein said floating gate is formed from silicon.

10 87. The memory device of claim 82 wherein said first conductivity type is N type conductivity type and wherein said second conductivity type is P type conductivity.

88. A memory comprising:
15 a substrate;
a first silicon film having a first conductivity type and a first concentration of said first conductivity type over said substrate;
a second silicon film having a second concentration of said first conductivity type on said first silicon film wherein said second concentration
20 is less than said first concentration;
a third silicon film having a second conductivity type formed on said second silicon film;
a charge storage medium adjacent to said second silicon film;
and
25 a control gate adjacent to said charge storage medium.

89. The memory of claim 88 wherein said charge storage medium comprises an ONO film.



* C L M S *

90. The memory of claim 88 wherein said charge storage device comprises a first dielectric adjacent to said second silicon film, a floating gate adjacent to said first dielectric and a second dielectric between said floating
5 gate and said control gate.

91. The memory device of claim 90 wherein said floating gate is formed from nanocrystals.

10 92. The memory of claim 90 wherein said floating gate is formed from silicon.

93. The memory of claim 88 wherein said first conductivity type is P type conductivity and wherein said second conductivity type is N type
15 conductivity.

94. A memory comprising:

a single crystal silicon substrate having a plane;
a dielectric formed above said plane of said single crystal silicon
20 substrate;
a first contact formed on said dielectric;
a body formed on said first contact;
a second contact formed on said body;
a charge storage medium adjacent to said body and wherein
25 read current flows between said first contact and said second contact in a direction perpendicular to said plane of said substrate; and
a control gate adjacent to said charge storage medium.



95. A memory comprising:

a first pillar comprising a first contact, a body on said first contact, and a second contact on said body;

a second pillar formed above said first pillar said second pillar
5 comprising a third contact, a second body formed on said third contact and a fourth contact formed on said second body;

a first charge storage medium adjacent to said first pillar;

a second charge storage medium adjacent to said second pillar;

and

10 a continuous film control gate formed adjacent to said first charge storage medium and said second charge storage medium.

96. The memory of claim 95 wherein said first charge storage medium
comprise a film containing nanocrystals.

15

97. A memory comprising:

a first pillar comprising a first contact, a body on said first contact, and a second contact on said body;

a second pillar formed above said first pillar said second pillar
20 comprising a third contact, a second body formed on said third contact and a fourth contact formed on said body;

a first dielectric formed on the sidewalls of said first pillar and
said second pillar;

a nanocrystals film formed on and adjacent to said first dielectric
25 adjacent to said first and second pillars;

a second dielectric formed adjacent to said nanocrystals;

a first control gate formed adjacent to said second dielectric
adjacent to said first pillar; and



a second control gate formed adjacent to said second dielectric adjacent to said second pillar.

98. The memory of claim 97 wherein said first control gate and said
5 second control gate are formed from a continuous film.

99. A semiconductor device comprising:

a monolithic three dimensional array of charge storage devices formed
10 in an amorphous or polycrystalline semiconductor layer over a
monocrystalline semiconductor substrate; and

driver circuitry formed in the substrate at least in part under the array,
within the array or above the array.

15 100. The semiconductor device of claim 99, wherein the driver circuitry
comprises at least one of sense amps and charge pumps formed under the
array in the substrate.

101. The semiconductor device of claim 99, wherein at least one surface
20 between two successive device levels is planarized by chemical mechanical
polishing.

102. The semiconductor device of claim 101, wherein the array contains
four or more device levels.

25

103. The semiconductor device of claim 102 wherein each charge storage
device is selected from a group consisting of a pillar TFT EEPROM, a pillar



diode with a charge storage region, a self aligned TFT EEPROM, and a rail stack TFT EEPROM.

104. The semiconductor device of claim 103, wherein each level of array is
5 separated from another level of the array by a polished planar interlayer insulating layer.

105. The semiconductor device of claim 104, wherein each device level is planar with respect to the adjacent device levels.

10

106. A three dimensional semiconductor device comprising a plurality of device levels, each level contains:

an active semiconductor region;

a charge storage region;

15

a first electrode;

a second electrode; and

wherein a first side of the active semiconductor region is aligned to a first side of one of the first and the second electrodes.

20 107. The semiconductor device of claim 106, wherein a second side of the active semiconductor region is aligned to a second side of the other one of the first and the second electrodes.

108. The semiconductor device of claim 107, wherein:

25

the active semiconductor region comprises a vertical pillar including a channel, a source and a drain region;

the first and the second electrodes contact one of the source and the drain regions; and



the device further comprises a gate electrode.

109. The semiconductor device of claim 107, wherein:

the active semiconductor region comprises a vertical p-n junction pillar;

5 and

the first and the second electrodes contact one of the p and the n regions of the p-n junction.

110. A method of making a three dimensional semiconductor device

10 comprising a plurality of device levels, the method of making each device level comprises:

forming an active semiconductor region;

forming a charge storage region;

forming a first electrode;

15 forming a second electrode; and

patterning at least two sides of the active semiconductor region and a first electrode during a same photolithography step.

111. The method of claim 110, wherein the active semiconductor region

20 and a first electrode are etched using a first mask.

112. The method of claim 111, further comprising etching the second electrode and the active semiconductor region using a second mask.

25 113. The method of claim 111, wherein:

the active semiconductor region comprises a vertical pillar including a channel, a source and a drain region;





the first and the second electrodes contact one of the source and the drain regions; and

further comprising forming a gate electrode.

5 114. The method of claim 111, wherein:

the active semiconductor region comprises a vertical p-n junction pillar;
and

the first and the second electrodes contact one of the p regions and the n regions of the p-n junction.

10

115. A semiconductor device comprising:

an active semiconductor region containing a channel, a source and a drain region;

a gate insulating layer;

15

a source electrode;

a drain electrode; and

a gate electrode;

wherein a first side of the active semiconductor region is aligned to a side of the gate electrode only in the channel portion of the active

20

semiconductor region.

116. The device of claim 115, wherein the gate insulating layer comprises a portion of a charge storage region.

25

117. The device of claim 116, wherein the device comprises a self aligned TFT incorporated into a monolithic three dimensional array of devices.

118. A method of making a semiconductor device, comprising:

forming an active semiconductor region containing a channel, a source and a drain region;

forming a gate insulating layer;

forming a source electrode;

5 forming a drain electrode;

forming a gate layer; and

10 patterning the gate layer and the source and drain regions but not the channel region of the active semiconductor layer during a same photolithography step.

119. The method of claim 118, wherein:

the active semiconductor region and a gate layer are etched using a first mask; and

the gate insulating layer comprises a portion of a charge storage region.

120. The method of claim 119, further comprising forming a monolithic three dimensional array of charge storage devices, which includes the patterned active semiconductor layer.

121. A field effect transistor, comprising:

a source;

a drain;

25 a channel;

a gate;

at least one insulating layer between the gate and the channel;

and



a gate line which extends substantially parallel to a source-channel-drain direction and which contacts the gate and is self aligned to the gate.

5 122. The transistor of claim 121, wherein the source, the drain and the channel are formed in a polysilicon active layer, which is located above an interlayer insulating layer.

10 123. The transistor of claim 122, wherein:
the transistor comprises an EEPROM;
the gate comprises a control gate; and
the at least one insulating layer is located in a charge storage region between the control gate and the channel.

15 124. The transistor of claim 123, wherein the charge storage region comprises an ONO dielectric film or an insulating layer containing conductive nanocrystals.

20 125. The transistor of claim 123, wherein the charge storage region comprises:
a tunnel dielectric above the channel;
a floating gate above the tunnel dielectric; and
a control gate dielectric above the floating gate.

25 126. The transistor of claim 123, further comprising:
sidewall spacers located adjacent to gate sidewalls and having approximately the same height as the gate; and



an intergate insulating layer which is located adjacent to the sidewall spacers and above the source and drain regions, and which has approximately the same height as the sidewall spacers.

5 127. The transistor of claim 126, wherein:

the gate line is located above the sidewall spacers and the intergate insulating layer; and

the gate line contacts the gate through an opening between the sidewall spacers.

10

128. The transistor of claim 127, further comprising:

a first bit line contacting the source region; and

a second bit line contacting the drain region;

15 wherein the first and the second bit lines are located under the intergate insulating layer, and extend in a direction substantially perpendicular to the source-channel-drain direction.

129. The transistor of claim 124, wherein the gate comprises:

a first portion contacting the charge storage region; and

20 a second portion above the first portion;

wherein the first and the second gate portions comprise separately deposited layers.

130. The transistor of claim 126, wherein:

25 the gate line comprises a word line comprising a silicide layer between two polysilicon layers; and

the gate line is located directly on the intergate insulating layer and top portions of the sidewall spacers.



131. The transistor of claim 123, wherein the gate line comprises a word line which is self aligned to the channel and the charge storage region.

5 132. A three dimensional nonvolatile device array, comprising:
a plurality of vertically separated device levels, each level comprising an array of TFT EEPROMs, each TFT EEPROM comprising a channel, source and drain regions, and a charge storage region adjacent to the channel region;
a plurality of bit line columns in each device level, each bit line
10 contacting the source or the drain regions of the TFT EEPROMs;
a plurality of word line rows in each device level; and
at least one interlayer insulating layer located between the device levels.

15 133. The array of claim 132, wherein:
in at least one device level, the bit line columns are disposed on an opposite side of TFT EEPROM channels from the word line rows;
the channel of each TFT EEPROM comprises amorphous silicon or polysilicon;
20 the columns of bit lines extend substantially perpendicular to a source-channel-drain direction of the TFT EEPROMs;
each word line contacts the control gates of the TFT EEPROMs or each word line acts as a control gate of the TFT EEPROMs, and the rows of word lines extend substantially parallel to the source-channel-drain
25 direction of the TFT EEPROMs; and
word lines are self aligned to the control gates of the array of TFT EEPROMs and the word lines are self aligned to the channel and the



charge storage regions of the TFT EEPROMs located below the respective word lines.

134. The array of claim 133, wherein each charge storage region
5 comprises an ONO dielectric film or an insulating layer containing conductive nanocrystals.

135. The array of claim 133, wherein each charge storage region
comprises:
10 a tunnel dielectric above the channel;
a floating gate above the tunnel dielectric; and
a control gate dielectric above the floating gate.

136. The array of claim 133, further comprising:
15 sidewall spacers located adjacent to sidewalls of the control
gates of the TFT EEPROMs, wherein the sidewall spacers have approximately
the same height as the control gates; and
an intergate insulating layer which is located between the
sidewall spacers above the source and drain regions of the TFT EEPROMs in
20 each device layer, and wherein the intergate insulating layer has
approximately the same height as the sidewall spacers.

137. The array of claim 136, wherein:
the word lines are located on the sidewall spacers and on the
25 intergate insulating layer in each device level; and
the word lines contact the respective TFT EEPROM control gates
through an opening between the sidewall spacers.



138. The array of claim 137, wherein the bit lines in each device level comprise rails which extend under the intergate insulating layer.

139. The array of claim 138, wherein:
5 the rails comprise silicide layers over doped semiconductor regions; and
the doped semiconductor regions comprise the TFT EEPROM source and drain regions in areas where the doped semiconductor regions are located adjacent to the TFT EEPROM channels.

10 140. The array of claim 132, wherein each control gate comprises:
a first portion contacting the charge storage region; and
a second portion above the first portion;
wherein the first and the second gate portions comprise
15 separately deposited layers.

141. The array of claim 132, further comprising word line contacts and bit line contacts which connect the word lines and the bit lines with peripheral circuits located in a semiconductor substrate below the first device
20 level of the array.

142. The array of claim 141, wherein the word line and the bit line contacts extend between plural device layers.

25 143. The array of claim 132, wherein:
each memory cell comprises a TFT EEPROM; and



each memory cell size per bit is about $(2F^2)/N$, where F is a minimum feature size and N is a number of device layers in a third dimension and where $N > 1$.

5 144. An EEPROM comprising:

 a channel;

 a source;

 a drain;

 a tunneling dielectric located above the channel;

10 a floating gate located above the tunneling dielectric;

 sidewall spacers located adjacent to the floating gate sidewalls;

 a word line located above the floating gate; and

 a control gate dielectric located between the control gate and
the floating gate;

15 wherein the control gate dielectric is located above the sidewall
spacers.

 145. The EEPROM of claim 144, wherein:

 the sidewall spacers extend to a top of the floating gate; and

20 the control gate dielectric is located on top surfaces of the
floating gate and the sidewall spacers.

 146. The EEPROM of claim 144, wherein the floating gate extends
vertically above the sidewall spacers.

25

 147. The EEPROM of claim 146, wherein the floating gate extends
laterally above the sidewall spacers, such that the floating gate has a "T"
shape.



148. The EEPROM of claim 147, wherein:

the control gate dielectric is located over a top surface and side surfaces of the floating gate which extend above the sidewall spacers; and

5 the word line is located over the control gate dielectric, such that the word line acts as a control gate of the EEPROM.

149. The EEPROM of claim 146, wherein a top surface of the floating gate is roughened or textured.

10 150. The EEPROM of claim 144, wherein the source, the drain and the channel are formed in a polysilicon active layer, which is located above an interlayer insulating layer, such that the EEPROM comprises a TFT.

15 151. A three dimensional memory array, comprising:
a plurality of vertically separated device levels, each level comprising an array of TFT EEPROMs of claim 150;
a plurality of bit line columns in each device level, each bit line contacting the source or the drain regions of the TFT EEPROMs, and the
20 columns of bit lines extending substantially perpendicular to a source-channel-drain direction of the TFT EEPROMs;

a plurality of word line rows in each device level, and the rows of word lines extending substantially parallel to the source-channel-drain direction of the TFT EEPROMs; and

25 at least one interlayer insulating layer located between the device levels.

152. The array of claim 150, wherein:



the word lines are self aligned to the channels and the floating gates of the TFT EEPROMs; and

the bit lines in each device level comprise rails which extend under the word lines.

5

153. An array of nonvolatile memory cells, wherein each memory cell comprises a semiconductor device and each memory cell size per bit is about $(2f^2)/N$, where f is a minimum feature size and N is a number of device layers in a third dimension, and where $N \geq 1$.

10

154. The array of claim 153, wherein:

the array comprises a monolithic three dimensional memory array, comprising a plurality of vertically separated device levels, where $N > 1$; and

15

the semiconductor device comprises a TFT EEPROM comprising a channel, source and drain regions, and a charge storage region.

155. The array of claim 154, further comprising:

20

a plurality of bit line columns in each device level, each bit line contacting the source or the drain regions of the TFT EEPROMs, and the columns of the bit lines extending substantially perpendicular to a source-channel-drain direction of the TFT EEPROMs;

25

a plurality of word line rows in each device level, and the rows of the words lines extending substantially parallel to the source-channel-drain direction of the TFT EEPROMs; and

at least one interlayer insulating layer located between the device levels.



156. The array of claim 155, wherein:
the TFT EEPROMs further comprise control gates; and
the plurality of word lines are self aligned to the control gates of
the respective TFT EEPROMs, to the channel regions of the respective TFT
5 EEPROMs, and to the charge storage regions of the respective TFT EEPROMs
located below the respective word lines.

157. The array of claim 156, wherein the TFT EEPROMs further
comprise:
10 sidewall spacers located adjacent to sidewalls of the gates of
the TFT EEPROMs, wherein the sidewall spacers have approximately the
same height as the gates; and
an intergate insulating layer which is located between the
sidewall spacers, and above the source and the drain regions of the TFT
15 EEPROMs in each device layer, and wherein the intergate insulating layer has
approximately the same height as the sidewall spacers.

158. The array of claim 157, wherein:
the word lines are located on the sidewall spacers and on the
20 intergate insulating layer in each device level; and
the word lines contact the respective TFT EEPROM control gates
through an opening between the sidewall spacers.

159. The array of claim 155, wherein the TFT EEPROMs further
25 comprise: floating gates located in the charge storage regions;
sidewall spacers located adjacent to sidewalls of the floating
gates of the TFT EEPROMs; and



an intergate insulating layer which is located between the sidewall spacers, and above the source and the drain regions of the TFT EEPROMs in each device layer, and wherein the intergate insulating layer has approximately the same height as the sidewall spacers; and

5 a control gate dielectric located above the sidewall spacers and the intergate insulating layer and below the word lines.

160. The array of claim 159, wherein the floating gates extend vertically and laterally above the sidewall spacers, such that the floating
10 gates have a "T" shape.

161. The array of claim 155, further comprising word line contacts and bit line contacts which connect the word lines and the bit lines with peripheral circuits located in a semiconductor substrate below the first device
15 level of the array; and

wherein the bit line contacts extend between plural device layers.

162. A method of making an EEPROM, comprising:
20 providing a semiconductor active area;
forming a charge storage region over the active area;
forming a conductive gate layer over the charge storage region;
patterning the gate layer to form a control gate overlying the charge storage region;
25 doping the active area using the control gate as a mask to form source and drain regions in the active area;
forming a first insulating layer above and adjacent to the control gate;



exposing a top portion of the control gate without
photolithographic masking; and

forming a word line contacting the exposed top portion of the
control gate, such that the word line is self aligned to the control gate.

5

163. The method of claim 162, further comprising:

forming a blocking layer above the gate layer;

patterning the blocking layer during the step of patterning the
gate layer;

10 forming sidewall spacers adjacent to the control gate and the
blocking layer sidewalls.

164. The method of claim 163, wherein:

15 the blocking layer comprises a different material than a material
of the sidewall spacers and a material of the control gate;

the step of exposing the top portion of the control gate
comprises planarizing the first insulating layer to expose the blocking layer
and selectively removing the blocking layer from between the sidewall
spacers to form a gate contact via; and

20 the step of forming a word line comprises depositing the word
line over the first insulating layer and in the gate contact via, such that the
portion of the word line in the gate contact via forms a top portion of the
control gate.

25 165. The method of claim 162, wherein the word line is formed on
the first insulating layer such that the word line has a substantially planar
upper surface.



166. The method of claim 162, wherein:
the step of exposing the top portion of the control gate
comprises planarizing the first insulating layer to expose the control gate;
and

5 wherein the step of forming a word line comprises depositing
the word line over the first insulating layer, such that it contacts the exposed
control gate.

167. The method of claim 162, wherein:

10 the step of providing the active area comprises forming a
polysilicon active layer over an interlayer insulating layer;

the step of forming the charge storage region comprises forming
an ONO dielectric film or an insulating layer containing conductive
nanocrystals; and

15 the step of forming the word line comprises depositing at least
one conductive layer over the first insulating layer and the exposed control
gate, forming a first photoresist mask on the at least one conductive layer,
and etching the at least one conductive layer to form the word line.

20 168. The method of claim 167, further comprising etching the active
area and the charge storage region using the word line as a mask, such that
the word line is self aligned to an EEPROM channel and the charge storage
region.

25 169. The method of claim 168, further comprising:
forming sidewall spacers adjacent to the control gate sidewalls;
forming a metal layer over the control gate, the sidewall spacers
and the doped source and drain regions;



heating the metal layer to form metal silicide regions over the source and drain regions; and
selectively removing the metal layer from the sidewall spacers.

5 170. The method of claim 169, wherein:

the doped source and drain regions and the silicide regions comprise bit lines which extend substantially perpendicular to a source-channel-drain direction; and

10 the word line extends substantially parallel to the source-channel-drain direction.

171. The method of claim 170, wherein the step of forming a polysilicon active layer comprises:

forming an amorphous silicon layer or a polysilicon layer;

15 heating the EEPROM after forming the metal layer to recrystallize the amorphous silicon layer or the polysilicon layer using the metal layer as a catalyst.

20 172. The method of claim 162, wherein the EEPROM is formed using two photolithographic masking steps.

173. A method of making an EEPROM, comprising:

providing a semiconductor active area;

forming a tunnel dielectric layer over the active area;

25 forming a conductive gate layer over the tunnel dielectric layer;

patterning the gate layer to form a floating gate overlying the tunnel dielectric layer;



doping the active area using the floating gate as a mask to form source and drain regions in the active area;

forming sidewall spacers adjacent to the floating gate sidewalls;

- forming a first insulating layer above and adjacent to the
5 sidewall spacers and above the source and drain regions;
forming a control gate dielectric layer over the floating gate; and
forming a word line over the control gate dielectric and over the first insulating layer.

- 10 174. The method of claim 173, further comprising:

forming a blocking layer above the gate layer, where the blocking layer comprises a different material than a material of the sidewall spacers and a material of the gate layer;

- 15 patterning the blocking layer during the step of patterning the gate layer;

forming the sidewall spacers such that they are located adjacent to the blocking layer sidewalls in addition to being formed adjacent to the floating gate sidewalls;

- 20 planarizing the first insulating layer to expose the blocking layer;
selectively removing the blocking layer from between the sidewall spacers to form a gate contact via;

forming the control gate dielectric in the gate contact via; and

forming a control gate in the gate contact via above the control gate dielectric by depositing a portion of the word line in the gate contact via.

25

175. The method of claim 173, further comprising:

planarizing the first insulating layer to expose a top portion of the floating gate;



forming the control gate dielectric over the first insulating layer,
over the sidewall spacers and over the floating gate; and

forming the word line over the control gate dielectric such that
the word line acts as a control gate of the EEPROM.

5

176. The method of claim 175, further comprising forming an upper
portion of the floating gate which extends vertically and laterally above the
sidewall spacers.

10

177. The method of claim 176, further comprising forming a
hemispherical grain silicon upper portion of the floating gate.

178. The method of claim 177, further comprising roughening an
upper surface of the upper portion of the floating gate.

15

179. The method of claim 173, further comprising:

forming a metal layer over the floating gate, the sidewall spacers
and the doped source and drain regions;

heating the metal layer to form metal silicide regions over the
20 source and drain regions; and

selectively removing the metal layer from the sidewall spacers.

180. The method of claim 179, wherein:

the doped source and drain regions and the silicide regions
25 comprise bit lines which extend substantially perpendicular to a source-
channel-drain direction; and

the word line extends substantially parallel to the source-
channel-drain direction.



* C L M S *



181. A method of forming a nonvolatile memory array, comprising:
forming a semiconductor active layer;
forming a first insulating layer over the active layer;
5 forming a plurality of gate electrodes over the first insulating layer;

doping the active layer using the gate electrodes as a mask to form a plurality of source and drain regions in the active layer, and a plurality of bit lines extending substantially perpendicular to a source-drain direction;

10 forming a second insulating layer above and adjacent to the gate electrodes and above the source regions, drain regions and the bit lines;

planarizing the second insulating layer; and

forming a plurality of word lines over the second insulating layer extending substantially parallel to the source-drain direction.

15 182. The method of claim 181, wherein each cell of the memory device comprising a gate electrode, a source, a drain, a channel, a portion of a word line and portions of two bit lines, is made using only two photolithographic masking steps.

20 183. The method of claim 182, further comprising:
forming sidewall spacers adjacent to the gate electrode sidewalls;

forming a metal layer over the gate electrodes, the sidewall spacers, the doped source and drain regions and the bit lines;

heating the metal layer to form metal silicide regions over the source and drain regions and the bit lines; and

selectively removing the metal layer from the sidewall spacers.



184. The method of claim 181, wherein the gate electrodes comprise EEPROM control gates and the insulating layer comprises an EEPROM charge storage region.

5

185. The method of claim 184, wherein the word lines are self aligned to the control gates.

186. The method of claim 181, wherein the gate electrodes comprise EEPROM floating gates and the insulating layer comprises a tunnel dielectric layer.

10

187. The method of claim 181, wherein the step of forming the word lines comprises depositing at least one conductive layer over the second insulating layer, forming a first photoresist mask on the at least one conductive layer, and etching the at least one conductive layer to form the word lines.

15

188. The method of claim 187, further comprising etching the active layer and the first insulating layer using the word line as a mask, such that the word line is self aligned to a plurality of EEPROM channels located in the active layer between the source and drain regions.

20

189. The method of claim 181, further comprising forming an interlayer insulating layer over the word lines and forming at least one additional device level of the array over the interlayer insulating layer.

25

190. The method of claim 189, further comprising:

forming a first via in the second insulating layer extending to a first word or bit line;

forming at least one conductive layer; and

5 patterning the conductive layer to form a plurality of word lines or word line contact layers and at least one bit line contact layer which contacts at least one of the plurality of the word or bit lines through the first via.

191. The method of claim 190, wherein:

10 the first via extends through the interlayer insulating layer in addition to extending through the second insulating layer; and

patterning the at least one conductive layer comprises forming a plurality of word line contact layers in an $N+1$ st level of the array and forming at least one word or bit line contact layer in the N th level of the array.

192. The method of claim 189, further comprising activating the doped source and drain regions in a plurality of device levels of the array during a same annealing step.

20 193. The method of claim 189, further comprising recrystallizing the active layers in a plurality of device levels of the array during a same annealing step.

25 194. The method of claim 193, further comprising activating the doped source and drain regions in the plurality of device levels of the array during the same annealing step as the recrystallizing step.



195. A method of making an EEPROM array, comprising:
- providing a semiconductor active area;
 - forming a plurality of dummy blocks above the active area;
 - doping the active area using the dummy blocks as a mask to
 - 5 form source and drain regions in the active area;
 - forming an intergate insulating layer above and between the dummy blocks;
 - planarizing the intergate insulating layer to expose top portions of the dummy blocks;
 - 10 selectively removing the dummy blocks from between portions of the planarized intergate insulating layer to form a plurality of vias between the portions of the intergate insulating layer;
 - forming charge storage regions over the active area in the plurality of vias;
 - 15 forming a conductive gate layer over the charge storage regions; and
 - patterning the conductive gate layer to form a control gate overlying the charge storage region.

- 20 196. The method of claim 195, wherein the charge storage regions comprise an ONO dielectric film or an insulating layer containing conductive nanocrystals.

- 25 197. The method of claim 195, wherein the charge storage regions comprises a floating gate between a tunnel dielectric and a control gate dielectric.



198. The method of claim 195, wherein the dummy blocks comprise PECVD silicon nitride.

199. The method of claim 195, wherein the dummy blocks comprise
5 a sacrificial conductive gate and a protective insulating layer.

200. The method of claim 199, further comprising forming sidewall spacers on sidewalls of the dummy blocks.

10 201. The method of claim 195, wherein:
the active area comprises an amorphous silicon or polysilicon layer formed over an interlayer insulating layer; and
the dummy block material is deposited at a temperature below
600 °C.

15 202. The method of claim 201, further comprising:
forming a metal layer over the dummy blocks and over exposed source and drain regions in the active area;
annealing the metal layer to form silicide regions over the source
20 and drain regions; and
selectively removing unreacted portions of the metal layer remaining over the dummy blocks.

203. The method of claim 202, further comprising recrystallizing the
25 active area using the silicide regions as a catalyst.



204. The method of claim 202, wherein the silicde regions comprise buried bit lines which extend in a direction substantially perpendicular to a source to drain direction.

5 205. The method of claim 204, wherein the step of patterning the conductive gate layer comprises forming a plurality of control gates in the vias above the charge storage regions and forming a plurality of word lines above the intergate insulating layer.

10 206. The method of claim 195, wherein each charge storage region contains a first horizontal portion above the active area in the via, vertical portions in the via adjacent to the intergate insulating layer sidewalls, and a second horizontal portion above the intergate insulating layer.

15 207. The method of claim 195, further comprising forming an interlayer insulating layer over the EEPROM array, and forming at least one more EEPROM array above the interlayer insulating layer.

20 208. A method of forming a TFT EEPROM, comprising:
forming a TFT EEPROM comprising an amorphous silicon or a polysilicon active layer, a charge storage region and a control gate;
providing a crystallization catalyst in contact with the active layer; and
heating the active layer after the step of providing the catalyst
25 to recrystallize the active layer using the catalyst.

209. The method of claim 208, further comprising:



forming a plurality of crystallization windows above the active layer; and

providing the crystallization catalyst into the crystallization windows.

5

210. The method of claim 209, wherein the step of forming the plurality of crystallization windows comprises:

forming an insulating layer above the TFT EEPROM; and

patterning the insulating layer to simultaneously form

10 crystallization window boundaries and sidewall spacers.

211. The method of claim 210, wherein the sidewall spacers are formed on a sacrificial gate.

15

212. The method of claim 211, further comprising:

removing the sacrificial gate; and

forming the charge storage region and the control gate after removing the sacrificial gate and after the step of heating.

20

213. The method of claim 208, wherein the catalyst comprises Ni, Ge, Mo, Co, Pt, Pd or a silicide thereof.

214. The method of claim 208, further comprising:

forming source and drain regions in the active layer;

25

forming a metal silicide crystallization catalyst in contact with the source and drain regions; and

recrystallizing the active layer using the metal silicide as the crystallization catalyst.



215. A method of forming a three dimensional array of TFT EEPROMs of claim 208, further comprising:

forming at least one interlayer insulating layer above the TFT
5 EEPROM; and

forming a plurality of second TFT EEPROMs over the at least one interlayer insulating layer.

216. The method of claim 215, further comprising recrystallizing
10 active layers in the TFTs in a plurality of device levels of the array during a same annealing step.

217. The method of claim 216, further comprising activating TFT
doped source and drain regions in the plurality of device levels of the array
15 during the same annealing step as the recrystallizing step.

218. An array of semiconductor devices disposed above a substrate, the array comprising:

a first plurality of spaced-apart conductors disposed at a first height
20 above the substrate in a first direction; and

a second plurality of spaced-apart rail-stacks disposed at a second height in a second direction different from the first direction, each rail-stack including:

a semiconductor film whose first surface is in contact with said
25 first plurality of spaced-apart conductors;

a conductive film; and

a local charge storage film disposed between a second surface of the semiconductor film and the conductive film.



219. The memory array of claim 218, wherein the second plurality of spaced-apart rail-stacks are disposed above the first plurality of spaced-apart conductors.

5

220. The memory array of claim 218 wherein a space between said spaced-apart conductors contains a planarized deposited oxide material.

221. The memory array of claim 218 wherein said semiconductor film
10 comprises polysilicon.

222. The memory array of claim 221 wherein said polysilicon is P-doped.

15 223. The memory array of claim 222 wherein said P- doped polysilicon includes N+ outdiffusion regions at contacting intersections between said spaced-apart conductors and said spaced-apart rail-stacks.

224. The memory array of claim 218 wherein said local charge
20 storage film comprises a charge trapping medium.

225. The memory array of claim 224 wherein said charge trapping medium comprises a dielectric isolated floating gate.

25 226. The memory array of claim 224 wherein said charge trapping medium comprises electrically isolated nanocrystals.



227. The memory array of claim 224 wherein said charge trapping medium comprises a charge trapping layer of a dielectric stack.

228. The memory array of claim 227 wherein said dielectric stack
5 comprises an O-N-O dielectric stack.

229. The memory array of claim 224 wherein said conductive film comprises conductive polysilicon.

10 230. The memory array of claim 229 wherein said conductive film comprises a film including a conductive metal.

231. The memory array of claim 218 wherein said spaced-apart conductors comprise polysilicon.
15

232. The memory array of claim 231 wherein said spaced-apart conductors comprise a film including a conductive metal.

233. The memory array of claim 231 wherein said polysilicon of said
20 spaced-apart conductors comprises polysilicon of a second conductivity type.

234. The memory array of claim 233 wherein said polysilicon of the second conductivity type is N+ doped.

25 235. The memory array of claim 218 wherein said semiconductor film comprises polysilicon.



236. The memory array of claim 2235 wherein said first conductivity type is P- doped.

237. The memory array of claim 236 wherein said P- doped
5 semiconductor film includes N+ outdiffusion regions at contacting intersections between said first plurality of spaced-apart conductors and said second plurality of spaced-apart rail stacks.

238. The memory array of claim 218, wherein:
10 the first plurality of spaced-apart conductors comprise doped polysilicon of a first conductivity type and an adjacent layer comprising a metal or a metal silicide; and
the conductive film comprises doped polysilicon of the first conductivity type and an adjacent layer comprising a metal or a metal silicide.
15

239. An array of semiconductor devices disposed above a substrate, the array comprising:
a first plurality of spaced-apart conductors disposed at a first height above the substrate in a first direction; and
20 a second plurality of spaced-apart rail-stacks disposed at a second height in a second direction different from the first direction, each rail-stack including:
a semiconductor film whose first surface is in contact with said first plurality of spaced-apart conductors;
25 a conductive film; and
a local charge storage film disposed between a second surface of the semiconductor film and the conductive film;
an isolation film;



a third plurality of spaced-apart conductors disposed at a third height above the isolation film in the first direction;

a fourth plurality of spaced-apart rail-stacks disposed at a fourth height above the isolation film in a second direction different from the first direction,

5 each rail-stack including:

a semiconductor film whose first surface is in contact with said third plurality of spaced-apart conductors;

a conductive film; and

10 a local charge storage film disposed between a second surface of the semiconductor film and the conductive film.

240. The memory array of claim 239, wherein:

the second plurality of spaced-apart rail-stacks is disposed above a first plurality of spaced-apart conductors;

15 the isolation film is disposed above a second plurality of spaced-apart rail-stacks;

the third plurality of spaced-apart conductors is disposed above the isolation film;

20 the fourth plurality of spaced-apart rail-stacks is disposed above the third plurality of spaced-apart conductors.

241. The memory array of claim 239 wherein a space between said spaced-apart conductors contains a planarized deposited oxide material.

25 242. The memory array of claim 239 wherein said semiconductor films comprise P- doped polysilicon.



243. The memory array of claim 242 wherein said P- doped polysilicon includes N+ outdiffusion regions at contacting intersections between said spaced-apart conductors and said spaced-apart rail-stacks.

5 244. The memory array of claim 239 wherein said local charge storage films comprise a charge trapping medium.

245. The memory array of claim 244 wherein said charge trapping medium comprises a dielectric isolated floating gate.

10

246. The memory array of claim 244 wherein said charge trapping medium comprises electrically isolated nanocrystals.

15 247. The memory array of claim 244 wherein said charge trapping medium comprises a charge trapping layer of a dielectric stack.

248. The memory array of claim 247 wherein said dielectric stack comprises an O-N-O dielectric stack.

20 249. The memory array of claim 244 wherein said conductive films comprise conductive polysilicon.

250. The memory array of claim 249 wherein said conductive films comprise a film including a conductive metal.

25

251. The memory array of claim 239 wherein said spaced-apart conductors comprise polysilicon.



252. The memory array of claim 251 wherein said spaced-apart conductors comprise a film including a conductive metal.

253. The memory array of claim 251 wherein said polysilicon of said
5 spaced-apart conductors comprises polysilicon of a second conductivity type.

254. The memory array of claim 253 wherein said polysilicon of the second conductivity type is N+ doped.

10 255. The memory array of claim 239 wherein said semiconductor films comprise polysilicon.

256. The memory array of claim 255 wherein said semiconductor film polysilicon is P- doped.

15 257. The memory array of claim 256 wherein said P- doped semiconductor films include N+ outdiffusion regions at contacting intersections between said first plurality of spaced-apart conductors and said second plurality of spaced-apart rail stacks.

20 258. The memory array of claim 239, wherein:
the first and the third plurality of spaced-apart conductors comprise doped polysilicon of a first conductivity type and an adjacent layer comprising a metal or a metal silicide; and

25 the conductive film comprises doped polysilicon of the first conductivity type and an adjacent layer comprising a metal or a metal silicide.



259. A memory array disposed above a substrate, the array comprising:

a first plurality of first spaced-apart rail-stacks disposed at a first height above the substrate in a first direction, each first rail-stack including:

5 a conductive film;

a local charge storage film disposed above the conductive film; and

a semiconductor film disposed above the local charge storage film;

a second plurality of spaced-apart conductors disposed at a second height above said first height in a second direction different from the first direction; and

10 a third plurality of second spaced-apart rail-stacks disposed at a third height above the second height in the first direction, each second rail-stack including:

a semiconductor film;

15 a local charge storage film disposed above the semiconductor film;


and

a conductive film disposed above the local charge storage film.

260. The memory array of claim 259, wherein the second plurality of spaced-apart conductors contact the semiconductor films in the first and the third rail stacks.

261. The memory array of claim 260, wherein the second plurality of spaced-apart conductors contact doped source or drain regions in the semiconductor films in the first and the third rail stacks.

262. A memory array disposed above a substrate, the array comprising:



a first plurality of spaced-apart rail-stacks disposed at a first height above the substrate in a first direction, each rail-stack including a conductive film, a local charge storage film disposed above the conductive film and a semiconductor film disposed above the local charge storage film;
5 and

a first plurality of spaced-apart conductors disposed at a second height above the first height in a second direction different from the first direction, said spaced-apart conductors overlying regions of the semiconductor film that contain impurities, the regions forming an electrical
10 connection between the spaced-apart conductors and the local charge storage film.

263. The memory array of claim 262, further comprising:

a third plurality of spaced-apart rail-stacks disposed at a third height
15 above the second height in the first direction, each rail-stack including a conductive film, a local charge storage film disposed above the conductive film, and a second semiconductor film disposed above the local charge storage film; and

a fourth plurality of spaced-apart conductors disposed at a fourth
20 height above the third height in the second direction, said spaced-apart conductors overlying regions of the second semiconductor film that contain impurities, the regions forming an electrical connection between the spaced-apart conductors and the local charge storage film.

25 264. The memory array of claim 262 wherein a space between said spaced-apart conductors contains a planarized oxide material



265. A memory array disposed above a substrate, the array comprising:

5 a first plurality of spaced-apart rail-stacks disposed at a first height above the substrate in a first direction, each rail-stack including a conductive film and a local charge storage film disposed above the conductive film;

10 a first plurality of spaced-apart conductors disposed at a second height above the first height in a second direction different from the first direction, said spaced-apart conductors making contacting intersections with said rail stacks so that said spaced-apart conductors directly contact said local charge storage films at said contacting intersections; and

15 a semiconductor film disposed between said spaced-apart conductors and above said local charge storage films in a region about said contacting intersections.

266. The memory array of claim 265 wherein a space between said spaced-apart conductors contains a planarized oxide material

20 267. The memory array of claim 265 wherein said semiconductor film comprises polysilicon.

268. The memory array of claim 267 wherein said polysilicon semiconductor film is P- doped.

25 269. The memory array of claim 268 wherein said P- doped polysilicon includes N+ outdiffusion regions adjacent said spaced-apart conductors.



270. The memory array of claim 265 wherein said local charge storage film comprises a charge trapping medium.

271. The memory array of claim 270 wherein said charge trapping
5 medium comprises a dielectric isolated floating gate.

272. The memory array of claim 270 wherein said charge trapping medium comprises electrically isolated nanocrystals.

10 273. The memory array of claim 270 wherein said charge trapping medium comprises a charge trapping layer of a dielectric stack.

274. The memory array of claim 273 wherein said dielectric stack comprises an O-N-O dielectric stack.

15

275. The memory array of claim 270 wherein said conductive film comprises conductive polysilicon.

276. The memory array of claim 275 wherein said conductive film
20 comprises a film including a conductive metal.

277. The memory array of claim 265 wherein said spaced-apart conductors comprise polysilicon.

25 278. The memory array of claim 277 wherein said spaced-apart conductors comprise a film including a conductive metal.



279. The memory array of claim 277 wherein said polysilicon of said spaced-apart conductors comprises polysilicon of a second conductivity type.

280. The memory array of claim 277 wherein said polysilicon of the
5 second conductivity type is N+ doped.

281. The memory array of claim 265 wherein said semiconductor film comprises polysilicon.

10 282. The memory array of claim 281 wherein said semiconductor film polysilicon is P- doped.

283. The memory array of claim 282 wherein said P- doped semiconductor film includes N+ outdiffusion regions at contacting
15 intersections between said first plurality of spaced-apart conductors and said second plurality of spaced-apart rail stacks.

284. The memory array of claim 265, wherein:
the first plurality of spaced-apart conductors comprise doped
20 polysilicon of a first conductivity type and an adjacent layer comprising a metal or a metal silicide;
the conductive film comprises doped polysilicon of the first conductivity type and an adjacent layer comprising a metal or a metal silicide.

25 285. The memory array of claim 265, wherein the array comprises a monolithic three dimensional array.



286. A method for programming a memory cell of a three-dimensional array of NMOS memory cells with two bits of information, the array of memory cells disposed above a substrate and including a first plurality, Z , of memory levels, the z -th memory level including a second plurality, X , of bit line conductors and a third plurality, Y , of word line conductors, the memory cells having a local charge storage medium, said method comprising:

providing a first potential, a second potential and a third potential, said first potential being less than said second potential and said second potential being less than said third potential;

selecting for programming a memory cell at a location defined by wordline y , level z and disposed between bitlines x and $x + 1$;

programming the first of the two bits by:

applying said first potential to all bitlines less than or equal to x on the z -th level;

applying said second potential to all bitlines greater than x on the z -th level;

applying said third potential to wordline y on the z -th level; and

applying said first potential to all wordlines other than y on the z -th level and to all wordlines and bitlines on levels other than the z -th level; and

programming the second of the two bits by:

applying said first potential to all bitlines greater than x on the z -th level;

applying said second potential to all bitlines less than or equal to x on the z -th level;

applying said third potential to wordline y on the z -th level; and



applying said first potential to all wordlines other than y on the z-th level and to all wordlines and bitlines on levels other than the z-th level.

5 287. A method of claim 286 wherein said second potential is in a range of about 3 to about 8 volts greater than said first potential.

288. A method of claim 287 wherein said third potential is in a range of about 9 to about 13 volts greater than said first potential.

10

289. A method for programming a memory cell of a three-dimensional array of PMOS memory cells with two bits of information, the array of memory cells disposed above a substrate and including a first plurality, Z, of memory levels, the z-th memory level including a second
15 plurality, X, of bit line conductors and a third plurality, Y, of word line conductors, the memory cells having a local charge storage medium, said method comprising:

providing a first potential, a second potential and a third potential, said first potential being greater than said second potential and said
20 second potential being greater than said third potential;

selecting for programming a memory cell at a location defined by wordline y, level z and disposed between bitlines x and x + 1;

programming the first of the two bits by:

25 applying said first potential to all bitlines less than or equal to x on the z-th level;

applying said second potential to all bitlines greater than x on the z-th level;



applying said third potential to wordline y on the z-th level; and

applying said first potential to all wordlines other than y on the z-th level and to all wordlines and bitlines on levels other than the z-th level; and

programming the second of the two bits by:

applying said first potential to all bitlines greater than x on the z-th level;

applying said second potential to all bitlines less than or equal to x on the z-th level;

applying said third potential to wordline y on the z-th level; and

applying said first potential to all wordlines other than y on the z-th level and to all wordlines and bitlines on levels other than the z-th level.

290. A method of claim 289 wherein said second potential is in a range of about 3 to about 8 volts less than said first potential.

291. A method of claim 290 wherein said third potential is in a range of about 9 to about 13 volts less than said first potential.

292. A method for reading the contents of a memory cell of a three-dimensional array of NMOS memory cells with two bits of information stored in the memory cell, the array of memory cells disposed above a substrate and including a first plurality, Z, of memory levels, the z-th memory level including a second plurality, X, of bit line conductors and a third plurality, Y, of word



line conductors, the memory cells having a local charge storage medium, said method comprising:

providing a first potential, a second potential and a third potential, said first potential being less than said second potential and said second potential being less than said third potential;

selecting for reading a memory cell at a location defined by wordline y , level z and disposed between bitlines x and $x + 1$;

applying said second potential to all bitlines less than or equal to x on the z -th level;

applying said first potential to all bitlines greater than x on the z -th level;

applying said third potential to wordline y on the z -th level; and
applying said first potential to all wordlines other than y on the z -th level and to all wordlines and bitlines on levels other than the z -th level;
and

applying said second potential to all bitlines greater than x on the z -th level;

applying said first potential to all bitlines less than or equal to x on the z -th level;

applying said third potential to wordline y on the z -th level; and
applying said first potential to all wordlines other than y on the z -th level and to all wordlines and bitlines on levels other than the z -th level.

293. A method of claim 292 wherein said second potential is in a range of about 50 millivolts to about 3 volts greater than said first potential.



294. A method of claim 293 wherein said third potential is in a range of about 1 to about 5 volts greater than said first potential.

295. A method for reading the contents of a memory cell of a three-
5 dimensional array of PMOS memory cells with two bits of information stored in the memory cell, the array of memory cells disposed above a substrate and including a first plurality, Z, of memory levels, the z-th memory level including a second plurality, X, of bit line conductors and a third plurality, Y, of word line conductors, the memory cells having a local charge storage medium, said
10 method comprising:

providing a first potential, a second potential and a third potential, said first potential being greater than said second potential and said second potential being greater than said third potential;

15 selecting for reading a memory cell at a location defined by wordline y, level z and disposed between bitlines x and x + 1;

applying said second potential to all bitlines less than or equal to x on the z-th level;

applying said first potential to all bitlines greater than x on the z-th level;

20 applying said third potential to wordline y on the z-th level; and applying said first potential to all wordlines other than y on the z-th level and to all wordlines and bitlines on levels other than the z-th level; and

25 applying said second potential to all bitlines greater than x on the z-th level;

applying said first potential to all bitlines less than or equal to x on the z-th level;

applying said third potential to wordline y on the z-th level; and



applying said first potential to all wordlines other than y on the z-th level and to all wordlines and bitlines on levels other than the z-th level.

296. A method of claim 295 wherein said second potential is in a
5 range of about 50 millivolts to about 3 volts less than said first potential.

297. A method of claim 296 wherein said third potential is in a range of about 1 to about 5 volts less than said first potential.

10 298. A method for erasing the contents of all memory cells belonging to a three-dimensional array of NMOS memory cells with two bits of information stored per memory cell, the array of memory cells disposed above a substrate and including a first plurality, Z, of memory levels, the z-th memory level including a second plurality, X, of bit line conductors and a
15 third plurality, Y, of word line conductors, the memory cells having a local charge storage medium, said method comprising:

providing a first potential and a second potential, said first potential being less than said second potential;

20 applying said second potential to all bitlines; and
applying said first potential to all wordlines.

299. A method of claim 298 wherein said second potential is in a range of about 5 to about 15 volts greater than said first potential.

25 300. A method for erasing the contents of all memory cells of a three-dimensional array of PMOS memory cells with two bits of information stored per memory cell, the array of memory cells disposed above a substrate and including a first plurality, Z, of memory levels, the z-th memory level



including a second plurality, X, of bit line conductors and a third plurality, Y, of word line conductors, the memory cells having a local charge storage medium, said method comprising:

- providing a first potential and a second potential, said first potential being greater than said second potential;
- applying said second potential to all bitlines; and
- applying said first potential to all wordlines.

301. A method of claim 300 wherein said second potential is in a range of about 5 to about 15 volts less than said first potential.

302. A method for erasing a single bit of a memory cell of a three-dimensional array of NMOS memory cells with two bits of information, the array of memory cells disposed above a substrate and including a first plurality, Z, of memory levels, the z-th memory level including a second plurality, X, of bit line conductors and a third plurality, Y, of word line conductors, the memory cells having a local charge storage medium, said method comprising:

- providing a first potential, a second potential and a third potential, said first potential being less than or equal to said second potential and said second potential being less than said third potential;

selecting for erasure a memory storage location of a memory cell at a location defined by wordline y, level z and disposed between bitlines x and x + 1, the storage location being adjacent bitline x + 1;

- reading the contents of a memory storage location of a memory cell at a location defined by wordline y, level z and disposed between bitlines x + 1 and x + 2, the storage location being adjacent bitline x + 1;





storing said contents in a memory store;
applying said first potential to wordline y ;
applying said second potential to all bitlines other than bitline
 $x + 1$;

5 applying said third potential to bitline $x + 1$;
floating all wordlines other than wordline y ;
applying said first potential to or floating all bitlines and
wordlines on levels other than the z -th level;
retrieving said contents from said memory store; and
10 writing said contents to said memory storage location of the
memory cell at the location defined by wordline y , level z and disposed
between bitlines $x + 1$ and $x + 2$, the storage location being adjacent bitline
 $x + 1$.

15 303. A method of claim 302 wherein said second potential is in a
range of about 0 to about 5 volts greater than said first potential.

304. A method of claim 303 wherein said third potential is in a
range of about 5 to about 15 volts greater than said first potential.

20

305. A method for erasing a single bit of a memory cell of a three-
dimensional array of PMOS memory cells with two bits of information, the
array of memory cells disposed above a substrate and including a first
plurality, Z , of memory levels, the z -th memory level including a second
25 plurality, X , of bit line conductors and a third plurality, Y , of word line
conductors, the memory cells having a local charge storage medium, said
method comprising:



providing a first potential, a second potential and a third potential, said first potential being greater than or equal to said second potential and said second potential being greater than said third potential;

5 selecting for erasure a memory storage location of a memory cell at a location defined by wordline y , level z and disposed between bitlines x and $x + 1$, the storage location being adjacent bitline $x + 1$;

reading the contents of a memory storage location of a memory cell at a location defined by wordline y , level z and disposed between bitlines $x + 1$ and $x + 2$, the storage location being adjacent bitline
10 $x + 1$;

storing said contents in a memory store;

applying said first potential to wordline y ;

applying said second potential to or floating all bitlines other than bitline $x + 1$;

15 applying said third potential to bitline $x + 1$;

floating all wordlines other than wordline y ;

applying said first potential to all bitlines and wordlines on levels other than the z -th level;

retrieving said contents from said memory store; and

20 writing said contents to said memory storage location of the memory cell at the location defined by wordline y , level z and disposed between bitlines $x + 1$ and $x + 2$, the storage location being adjacent bitline $x + 1$.

25 306. A method in accordance with claim 305 wherein said second potential is in a range of about 0 to about 5 volts less than said first potential.



307. A method in accordance with claim 306 wherein said third potential is in a range of about 5 to about 15 volts less than said first potential.

- 5 308. A method for manufacturing a three-dimensional array of TFT memory cells, said method comprising:
- (a) disposing an isolation layer over a substrate;
 - (b) disposing a first plurality of spaced-apart conductors in a first direction over the isolation layer;
 - 10 (c) disposing an insulating layer over said first plurality of spaced-apart conductors and thereby filling a space between said spaced-apart conductors with the insulating material;
 - (d) planarizing the insulating layer to expose the first plurality of spaced-apart conductors;
 - 15 (e) disposing a second plurality of rail stacks in a second direction over and in contact with said first plurality of spaced-apart conductors, said rail stacks including a first layer of a semiconductor material of a first conductivity type, a second layer including a local charge storage film, and a third conductive layer.

20

309. The method of claim 308, further comprising:

- (f) repeating (a), (b), (c), (d) and (e) a desired number of times to form a desired number of levels of TFT memory cells.

25 310. The method of claim 308, wherein the step of planarizing comprises CMP.



311. The method of claim 310, further comprising CMP planarizing the isolation layer.

312. The method of claim 308, further comprising:

- 5 (g) outdiffusing source and drain dopants from the first plurality of spaced-apart second conductivity type doped polysilicon conductors into the first layer of a semiconductor material.

313. The method of claim 312, further comprising repeating (a), (b),
10 (c), (d), (e), (f) and (g) a desired number of times to form a desired number of levels of TFT memory cells.

314. A method for manufacturing a three-dimensional array of TFT memory cells, said method comprising:

- 15 (a) disposing an isolation layer over a substrate;
(b) disposing a first plurality of spaced-apart conductors in a first direction over the isolation layer;
(c) disposing rails of local charge storage film in the first direction over and in contact with said first plurality of spaced-apart
20 conductors;
(d) disposing a second plurality of spaced-apart conductors in a second direction over and in contact with the local charge storage film, the conductors formed of a polysilicon material of a first conductivity type;
(e) disposing a semiconductor film of a second conductivity
25 type in between ones of said second plurality of spaced-apart conductors;
(f) disposing an insulating layer over said semiconductor film and said second plurality of spaced-apart conductors and thereby filling a

space between said second spaced-apart conductors with the insulating material; and

(g) planarizing the insulating layer.

5 315. The method of claim 314, further comprising:

(h) repeating (a), (b), (c), (d), (e), (f) and (g) a desired number of times to form a desired number of levels of TFT memory cells.

316. A method for manufacturing a three-dimensional array of TFT
10 memory cells, said method comprising:

(a) disposing an isolation layer over a substrate;

(b) disposing a first plurality of spaced-apart conductors in a first direction over the isolation layer;

15 (c) disposing a first local charge storage film over the first plurality of spaced-apart conductors;

(d) disposing a first layer of a semiconductor material of a first conductivity type over said local charge storage film;

20 (e) disposing a second plurality of spaced-apart conductors formed of a doped semiconductor material of a second conductivity type in a second direction over the first layer of semiconductor material;

(f) disposing an insulating layer over said second plurality of spaced-apart conductors and thereby filling a space between said second spaced-apart conductors with the insulating material;

25 (g) planarizing to expose said second spaced-apart conductors;

(h) disposing a second layer of a semiconductor material of a first conductivity type over said second spaced-apart conductors;



(i) disposing a second local charge storage film over the second layer of semiconductor material;

(j) disposing a first plurality of spaced-apart conductors in the first direction over the second local charge storage film; and

5 (k) forming outdiffusion regions in said first and second layers of semiconductor material of the first conductivity type at intersections between said layers and said spaced-apart conductors.

317. The method of claim 316, further comprising:

10 (l) repeating (c), (d), (e), (f), (g), (h), (i), (j) and (k) a desired number of times to form a desired number of levels of TFT memory cells.

318. A method for manufacturing an array of TFT memory cells, said method comprising:

15 disposing an isolation layer over a substrate;

disposing a first plurality of rail-stacks in a first direction over the isolation layer, said rail-stacks including a conductive film layer, a local charge storage film layer disposed over said conductive film layer, and a semiconductor film layer of a first conductivity type disposed over said local
20 charge storage film layer;

disposing an oxide layer over said rail-stacks;

masking the oxide layer;

etching the oxide layer;

removing the mask;

25 implanting impurities of the second conductivity type through apertures etched in the oxide layer and into the semiconductor film layer;

depositing a conductive film into said aperture; and

planarizing the conductive layer.



319. A method for manufacturing an array of TFT memory cells,
said method comprising:

- disposing an isolation layer over a substrate;
- 5 disposing a layer of amorphous silicon of a first conductivity
type over said isolation layer;
- disposing a silicon nitride CMP stop layer over said amorphous
silicon layer;
- masking the silicon nitride layer;
- 10 etching apertures defined by the masking into said isolation
layer;
- depositing a conductive layer of a semiconductor material of
the second conductivity type into and over the apertures;
- planarizing said conductive layer to said CMP stop layer;
- 15 disposing a local charge storage film over said CMP stop layer;
- and
- disposing a conductive film over said charge storage film.

320. A memory array disposed above a substrate, the array
20 comprising:

- an insulator layer;
- a first plurality of spaced-apart conductors disposed in the
insulator layer in a first direction;
- semiconductor regions of a first conductivity type disposed
25 between and in contact with adjacent areas of said spaced-apart conductors;
- and
- a second plurality of spaced-apart rail-stacks disposed in a
second direction above and in contact with the first plurality of spaced-apart





conductors, each rail-stack including a local charge storage film and a conductive film disposed above the local charge storage film.

321. The memory array of claim 320 wherein said semiconductor
5 film comprises polysilicon.

322. The memory array of claim 321 wherein said polysilicon is P-doped.

10 323. The memory array of claim 322 wherein said P-doped polysilicon includes N+ outdiffusion regions at contacts between said spaced-apart conductors and said semiconductor regions.

324. The memory array of claim 320 wherein said local charge
15 storage film comprises a charge trapping medium.

325. The memory array of claim 324 wherein said charge trapping medium comprises a dielectric isolated floating gate.

20 326. The memory array of claim 324 wherein said charge trapping medium comprises electrically isolated nanocrystals.

327. The memory array of claim 324 wherein said charge trapping medium comprises a charge trapping layer of a dielectric stack.
25

328. The memory array of claim 327 wherein said dielectric stack comprises an O-N-O dielectric stack.



329. The memory array of claim 324 wherein said conductive film comprises conductive polysilicon.

330. The memory array of claim 329 wherein said conductive film
5 comprises a film including a conductive metal.

331. The memory array of claim 320 wherein said spaced-apart conductors comprise polysilicon.

10 332. The memory array of claim 331 wherein said spaced-apart conductors comprise a film including a conductive metal.

333. The memory array of claim 331 wherein said polysilicon of said spaced-apart conductors comprises polysilicon of a second conductivity
15 type.

334. The memory array of claim 333 wherein said polysilicon of the second conductivity type is N+ doped.

20 335. The memory array of claim 320 wherein said semiconductor film comprises polysilicon.

336. The memory array of claim 335 wherein said first conductivity
25 type is P-.

337. The memory array of claim 320, further comprising:
an isolation film disposed over said second plurality of spaced-apart rail-stacks;

a third plurality of spaced-apart conductors disposed in the isolation film in the first direction;

a plurality of semiconductor regions of the first conductivity type disposed between and in contact with adjacent ones of said spaced-apart conductors; and

a fourth plurality of spaced-apart rail-stacks disposed in the second direction above and in contact with the third plurality of spaced-apart conductors, each rail-stack including a local charge storage film and a conductive film disposed above the local charge storage film.

338. A TFT CMOS, comprising:

a gate electrode;

a first insulating layer adjacent to a first side of the gate electrode;

a first semiconductor layer having a first conductivity type disposed on a side of the first insulating layer opposite to the gate electrode;

first source and drain regions of a second conductivity type disposed in the first semiconductor layer;

first source and drain electrodes in contact with the first source and drain regions and disposed on a side of the first semiconductor layer opposite to the first insulating layer;

a second insulating layer adjacent to a second side of the gate electrode;

a second semiconductor layer having a second conductivity type disposed on a side of the second insulating layer opposite to the gate electrode;

second source and drain regions of a first conductivity type disposed in the second semiconductor layer; and



second source and drain electrodes in contact with the second source and drain regions and disposed on a side of the second semiconductor layer opposite to the second insulating layer.

5 339. The TFT CMOS of claim 338, further comprising:

a semiconductor substrate;

an interlayer insulating layer between the substrate and the TFT CMOS;

10 a first planar insulating filler layer disposed between the first source and drain electrodes; and

a first planar insulating filler layer disposed between the second source and drain electrodes.

340. The TFT CMOS of claim 339, wherein:

15 the first source and drain electrodes comprise second conductivity type polysilicon rails which extend above the interlayer insulating layer in a first plane;

the first semiconductor layer comprises a polysilicon layer which extends above the first source and drain electrodes in a second plane;

20 the gate electrode comprises a first polysilicon layer of a second conductivity type, a silicide layer over the first polysilicon layer and a second polysilicon layer of a first conductivity type above the silicide layer, wherein the gate electrode extends above the first insulating layer in a third plane;

25 the second semiconductor layer comprises a polysilicon layer which extends above the gate electrode in a fourth plane;

the second source and drain electrodes comprise first conductivity type polysilicon rails which extend above the second semiconductor layer in a fifth plane; and



wherein the first through the fifth planes do not overlap.

341. The TFT CMOS of claim 340, wherein:

the gate electrode, the first insulating layer, the first semiconductor
5 layer, the second insulating layer and the second semiconductor layer
comprise a rail stack which extends perpendicular to the first and to the
second source and drain electrodes in a plane parallel to the substrate; and
the gate electrode, the first insulating layer, the first semiconductor
layer, the second insulating layer and the second semiconductor layer are
10 aligned in a plane perpendicular to the substrate and parallel to a source to
drain direction.

342. The TFT CMOS of claim 340, further comprising:

a first charge storage region which includes the first insulating layer;
15 and
a second charge storage region which includes the second insulating
layer.

343. The TFT CMOS of claim 342, wherein:

20 the first charge storage region comprises an O-N-O stack, isolated
nanocrystals or a floating gate between the first insulating layer and a control
gate dielectric; and
the second charge storage region comprises an O-N-O stack, isolated
nanocrystals or a floating gate between the first insulating layer and a control
25 gate dielectric.



344. The TFT CMOS of claim 340, wherein the first insulating layer comprises a portion of a charge storage region while the second insulating layer does not comprise a portion of a charge storage region.

5 345. A monolithic three dimensional array comprising a plurality of device levels vertically separated by one or more interlayer insulating layers, wherein each device level contains a plurality of TFT CMOS devices of claim 344.

346. An array of semiconductor devices disposed above a substrate, the
10 array comprising:

a first plurality of spaced-apart conductors disposed at a first height above the substrate in a first direction;

a second plurality of spaced-apart rail-stacks disposed at a second height above the first height in a second direction different from the first
15 direction, each rail-stack including:

a first semiconductor film of a first conductivity type containing a plurality of source and drain regions of a second conductivity type in contact with said first plurality of spaced-apart conductors;

20 a first local charge storage film disposed above the first semiconductor film;

a gate line disposed above the first local charge storage film;

a second local charge storage film disposed above the gate line;

a second semiconductor film of a second conductivity type containing a plurality of source and drain regions of a first conductivity type; and
25

a third plurality of spaced-apart conductors contacting the source and drain regions of a first conductivity type, wherein the third plurality of



spaced-apart conductors are disposed at a third height above the second plurality of spaced-apart rail-stacks.

347. The array of claim 346, wherein a space between said spaced-apart
5 conductors contains a planar deposited insulating layer.

348. The array of claim 347 wherein said first and second semiconductor films comprise polysilicon layers.

10 349. The array of claim 348, wherein said first and second charge storage films comprise a charge trapping medium.

350. The array of claim 349, wherein said charge trapping medium comprises a dielectric isolated floating gate, electrically isolated nanocrystals,
15 or O-N-O dielectric stack.

351. The array of claim 350, wherein the gate line comprises a first polysilicon layer of a second conductivity type adjacent to the first charge storage film, a silicide layer over the first polysilicon layer and a second
20 polysilicon layer of a first conductivity type above the silicide layer adjacent to the second charge storage film.

352. The array of claim 351, wherein:
said first plurality of spaced-apart conductors comprise polysilicon
25 layers of a second conductivity type; and
said third plurality of spaced-apart conductors comprise polysilicon layers of a first conductivity type.





353. The array of claim 352, wherein said plurality of first and third spaced-apart conductors further comprise a metal or silicide layer.

354. The array of claim 353, wherein the source and drain regions of a
5 second conductivity type comprise outdiffusion regions.

355. The array of claim 346, wherein a TFT EEPROM CMOS device is
formed at each intersection of the first and the third spaced-apart conductors
and the gate line.

10

356. A monolithic three dimensional array comprising a plurality of device
levels vertically separated by one or more interlayer insulating layers, wherein
each device level contains the array of claim 346.

15 357. The array of claim 356, wherein the array comprises three or more
device levels.

358. The array of claim 357, further comprising a driver circuit arranged in
the substrate below the array and at least in partial vertical alignment with
20 the array.

359. The array of claim 358, wherein:

the charge storage film comprises at least one insulating layer capable
of storing charge; and

25

the driver circuit is adapted to provide a sufficient voltage between a
spaced apart conductor and a gate line in a same device level to form a
conductive link between the conductor and the gate line.



360. The array of claim 359, wherein at least one conductive link is formed between at least one conductor and at least one gate line.

5 361. The array of claim 360, wherein the array comprises at least one logic circuit.

362. The array of claim 361, wherein the at least one logic circuit comprises an inverter or a NAND gate.

10 363. The array of claim 360, wherein the array comprises a static random access memory.

364. A circuit comprising a plurality of charge storage devices and a plurality of antifuse devices.

15

365. The circuit of claim 364, wherein the plurality of charge storage devices and the plurality of antifuse devices comprise a same set of devices which function as charge storage devices when a first programming voltage is applied to the devices and which function as antifuses when a second
20 programming voltage higher than a first voltage is applied to the devices, which is sufficient to form a conductive link through a charge storage region.

366. The circuit of claim 365, wherein the antifuse devices comprise devices in which a conductive link has been formed through the charge
25 storage region of the charge storage device.

367. The circuit of claim 365, wherein the charge storage devices comprise semiconductor diodes containing a charge storage region.



368. The circuit of claim 367, wherein:

the diodes comprise polysilicon or amorphous silicon diodes arranged in a three dimensional monolithic array containing at least three device levels separated by interlayer insulating layers, the array being disposed above a substrate; and

the charge storage region comprises a stack of insulating layers located between p-doped and n-doped regions of the diodes or adjacent to the p-doped or n-doped regions of the diodes.

369. The circuit of claim 365, wherein the charge storage devices comprise EEPROM transistors.

370. The circuit of claim 369, wherein:

the transistors comprise polysilicon or amorphous silicon thin film transistors arranged in a three dimensional monolithic array containing at least three device levels separated by interlayer insulating layers, the array being disposed above a substrate; and

the charge storage region comprises a stack of insulating layers located between a channel and a control gate of the thin film transistors.

371. The circuit of claim 370, wherein at least one device level of the three dimensional monolithic array comprises:

a first plurality of spaced-apart conductors disposed at a first height above the substrate in a first direction; and

a second plurality of spaced-apart rail-stacks disposed at a second height in a second direction different from the first direction, each rail-stack including a semiconductor film in contact with said first plurality of spaced-



apart conductors, a local charge storage film disposed above the semiconductor film and a conductive film disposed above the local charge storage film.

5 372. The circuit of claim 365, further comprising a driver circuit which is adapted to provide the first programming voltage to a first set of charge storage devices to turn the first set of charge storage devices off by increasing a threshold voltage of the first set of charge storage devices and to provide the second programming voltage to a second set of charge storage
10 devices to form a conductive link through the charge storage region of the second set of charge storage devices to convert the second set of charge storage devices to antifuse devices.

373. The circuit of claim 372, wherein the circuit comprises a field
15 programmable gate array or a programmable logic device.

374. The circuit of claim 373, wherein the circuit is programmed to function as an inverter, a NAND gate or an SRAM.

20 375. The circuit of claim 373, wherein an area per logic gate in the circuit is $4(F(x+1))^2$ to $5(F(x+1))^2$, where F is the minimum feature size and x is the number of inputs on the logic gate.

376. A method of programming a circuit, comprising:
25 providing a circuit comprising a plurality of charge storage devices;
applying a first programming voltage to a first set of charge storage devices to turn the first set of charge storage devices off by increasing a threshold voltage of the first set of charge storage devices; and



applying a second programming voltage to a second set of charge storage devices to form a conductive link through a charge storage region of the second set of charge storage devices to convert the second set of charge storage devices to antifuse devices.

5

377. The method of claim 376, wherein the first and the second sets of charge storage devices comprise the same charge storage devices.

10

378. The method of claim 377, wherein the charge storage devices comprise semiconductor diodes containing a charge storage region.

379. The method of claim 378, wherein:

15

the diodes comprise polysilicon or amorphous silicon diodes arranged in a three dimensional monolithic array containing at least three device levels separated by interlayer insulating layers, the array being disposed above a substrate; and

20

the charge storage region comprises a stack of insulating layers located between p-doped and n-doped regions of the diodes or adjacent to the p-doped and n-doped regions of the diodes.

380. The method of claim 379, wherein the charge storage devices comprise EEPROM transistors.

381. The method of claim 380, wherein:

25

the transistors comprise polysilicon or amorphous silicon thin film transistors arranged in a three dimensional monolithic array containing at least three device levels separated by interlayer insulating layers, the array being disposed above a substrate; and



the charge storage region comprises a stack of insulating layers located between a channel and a control gate of the thin film transistors.

382. The method of claim 376, wherein the circuit is programmed to
5 function as a logic gate.

383. The method of claim 376, wherein the circuit is programmed to function as a static random access memory.

10 384. A semiconductor device comprising:
a semiconductor active region;
a charge storage region adjacent to the semiconductor active region;
a first electrode; and
a second electrode;
15 wherein charge is stored in the charge storage region when a first programming voltage is applied between the first and the second electrodes, and a conductive link is formed through the charge storage region to form a conductive path between the first and the second electrodes when a second programming voltage higher than the first voltage is applied between the first
20 and the second electrodes.

385. The device of claim 384, wherein the first programming voltage turns the device off by increasing a threshold voltage of the device.

25 386. The device of claim 384, wherein the device comprises a semiconductor diode containing the charge storage region.

387. The device of claim 386, wherein:

the diode comprises a polysilicon or an amorphous silicon diode arranged in a three dimensional monolithic array containing at least three device levels separated by interlayer insulating layers, the array being disposed above a substrate; and

5 the charge storage region comprises a stack of insulating layers located between p-doped and n-doped portions of the semiconductor active region of the diode or adjacent to the p-doped or n-doped portions of the semiconductor active region of the diode.

10 388. The device of claim 385, wherein the device comprises an EEPROM transistor.

389. The device of claim 388, wherein:

15 the semiconductor active region of the transistor comprises a polysilicon or an amorphous silicon thin film disposed on an insulating layer;

the transistor is arranged in a three dimensional monolithic array containing at least three device levels separated by interlayer insulating layers, the array being disposed above a substrate; and

20 the charge storage region comprises a stack of insulating layers located between a channel in the semiconductor active region and a control gate of the transistor.

390. The device of claim 384, wherein the device is arranged in a field programmable gate array or in a programmable logic device.

25

391. A method of making an array of semiconductor devices disposed above a substrate, comprising:



forming a first plurality of spaced-apart conductors disposed at a first height above the substrate in a first direction;

forming a first insulating layer over and between the first conductors;
planarizing the insulating layer to expose the first conductors;

- 5 forming a stack of layers comprising a first semiconductor layer of a first conductivity type in contact with said first plurality of spaced-apart conductors, a first local charge storage film disposed above the first semiconductor layer, a gate line disposed above the first local charge storage film, a second local charge storage film disposed above the gate line and a
10 second semiconductor layer of a second conductivity type above the second local charge storage film;

 patterning the stack of layers to form a second plurality of spaced-apart rail-stacks disposed at a second height above the first height in a second direction different from the first direction;

- 15 forming a second insulating layer above and between the rail stacks;
 planarizing the second insulating layer;
 forming a plurality of trenches in the second insulating layer;
 forming a conductive layer in the trenches and over the second
insulating layer; and

- 20 planarizing the conductive layer to form a third plurality of spaced-apart conductors disposed at a third height above the second plurality of spaced-apart rail-stacks.

392. The method of claim 391 wherein said first and second semiconductor
25 layers comprise polysilicon layers.

393. The method of claim 392, wherein said first and second charge storage films comprise a charge trapping medium.



394. The method of claim 393, wherein said charge trapping medium comprises a dielectric isolated floating gate, electrically isolated nanocrystals, or O-N-O dielectric stack.

5

395. The method of claim 395, wherein the gate line comprises a first polysilicon layer of a second conductivity type adjacent to the first charge storage film, a silicide layer over the first polysilicon layer and a second polysilicon layer of a first conductivity type above the silicide layer adjacent to the second charge storage film.

10

396. The method of claim 391, further comprising outdiffusing dopants of a second conductivity type from the first conductors into the first semiconductor layer to form source and drain regions.

15

397. The method of claim 391, further comprising implanting ions of a first conductivity type into the trenches to form source and drain regions in the second semiconductor layer.

20 398. The method of claim 391, further comprising forming sidewall spacers on rail stack sidewalls prior to forming the second insulating layer.

399. The method of claim 391, wherein the second plurality of rail stacks are disposed perpendicular to the first and the third plurality of spaced apart conductors.

25



400. The method of claim 391, further comprising monolithically forming a plurality of additional device levels of the array to form a three dimensional monolithic array having at least three device levels.

5 401. A flash memory array disposed above a substrate, the array comprising:

a first plurality of spaced-apart conductive bit lines disposed at a first height above the substrate in a first direction; and

10 a second plurality of spaced-apart rail-stacks disposed at a second height in a second direction different from the first direction, each rail-stack including:

a plurality of semiconductor islands whose first surface is in contact with said first plurality of spaced-apart conductive bit lines;

a conductive word line; and

15 charge storage regions disposed between a second surface of the semiconductor islands and the word line.

402. The array of claim 401, wherein said semiconductor islands comprise polysilicon of a first conductivity type.

20

403. The array of claim 402, wherein said polysilicon islands include outdiffusion source and drain regions of a second conductivity type at contacting intersections between said spaced-apart conductive bit lines and said spaced-apart rail-stacks.

25

404. The array of claim 403, wherein said spaced-apart conductive bit lines comprise polysilicon of the second conductivity type in contact with the source and drain regions.



405. The array of claim 404, further comprising a metal or a metal silicide layer in contact with the bit lines.

5 406. The array of claim 401, wherein a space between said spaced-apart conductive bit lines contains a planarized insulating material.

407. The array of claim 406, wherein the charge storage regions comprise a dielectric isolated floating gate, electrically isolated nanocrystals or an O-N-O
10 dielectric stack.

408. The array of claim 407, wherein:

the charge storage regions comprise a floating gate between a tunnel dielectric and a control gate dielectric;

15 lateral sides of the tunnel dielectric and the floating gate are aligned to lateral sides of the semiconductor islands; and

the control gate dielectric extends between the semiconductor islands and contacts the planarized insulating material between the semiconductor islands.

20

409. The array of claim 407, wherein the charge storage region comprises a floating gate made from hemispherical grain polysilicon with a textured surface located between a tunnel dielectric and a control gate dielectric.

25 410. The array of claim 401, wherein the word line comprises a polysilicon layer of a second conductivity type and a metal or a metal silicide layer in contact with the polysilicon layer.





411. The array of claim 401, wherein the rail stacks are disposed above the bit lines.

412. The array of claim 401, wherein the rail stacks are disposed below the
5 bit lines.

413. The array of claim 401, wherein the word line and the charge storage region are offset apart from drain regions in the semiconductor islands.

10 414. The array of claim 413, wherein an insulating layer is located between the semiconductor islands and the word lines in an offset region.

415. The array of claim 401, wherein the semiconductor islands are located at an intersection of the rail stacks and the bit lines.

15

416. The array of claim 415, wherein TFT EEPROMs are formed at the intersections of the rail stacks and the bit lines.

417. The array of claim 416, further comprising access transistors located
20 at the intersections of the rail stacks and bit lines.

418. The array of claim 417, wherein:

the semiconductor islands contain adjacent channel regions of the access transistor and the EEPROM between common source and drain
25 regions;

the word lines form control gates of the EEPROMs and gate electrodes of the access transistors;



a first insulating layer forms a common control gate dielectric of the EEPROMs and a gate insulating layer of the access transistors; and

a floating gate and a tunnel dielectric are located between the word lines and the channel region of the EEPROMs.

5

419. The array of claim 416, wherein an EEPROM cell in the array is programmed when its source bit line is grounded, its drain bit line either floats or is grounded, and a high positive voltage pulse is applied to the selected EEPROM cell's word line, while all other bit lines on a same device level are left floating or are placed at a slight positive voltage while all other word lines on the same device level are grounded.

10

420. The array of claim 419, wherein a plurality of EEPROM cells are programmed at the same time.

15

421. The array of claim 420, wherein the programming voltage is 10 to 20 V.

422. The array of claim 419, wherein:

20

an EEPROM cell in the array is erased by pulsing its word line to a high negative value while its source and drain bit lines are grounded; or

an EEPROM cell in the array is erased by grounding its wordline and pulsing at least one of its source and drain to a high positive value.

25

423. The array of claim 422, wherein:

a plurality of EEPROM cells in the array are erased at the same time by pulsing a plurality of word lines to a high negative value while all bit lines are grounded; or



a plurality of EEPROM cells in the array are erased at the same time by grounding their wordlines and pulsing at least one of their source and drain to a high positive value.

- 5 424. A monolithic three dimensional array comprising a plurality of device levels wherein each device level contains the array of claim 415.

425. The array of claim 424, wherein each cell size per bit in the array is about $8F^2/N$ to about $11F^2/N$, where F is a minimum feature size and N is a
10 number of device levels in the array.

426. The array of claim 424, further comprising:

an interlayer insulating layer above the second plurality of spaced-apart rail-stacks;

15 a third plurality of spaced-apart conductive bit lines disposed at a third height above the substrate in the first direction; and

a fourth plurality of spaced-apart rail-stacks disposed at a fourth height in the second direction different from the first direction, each rail-stack including:

20 a plurality of semiconductor islands whose first surface is in contact with said third plurality of spaced-apart bit lines;

a conductive word line; and

charge storage regions disposed between a second surface of the semiconductor islands and the word line.

25

427. The array of claim 426, further comprising:

an interlayer insulating layer above the fourth plurality of spaced-apart rail-stacks;

a fifth plurality of spaced-apart conductive bit lines disposed at a fifth height above the interlayer insulating layer in the first direction; and

a sixth plurality of spaced-apart rail-stacks disposed at a sixth height in the second direction different from the first direction, each rail-stack

5 including:

a plurality of semiconductor islands whose first surface is in contact with said fifth plurality of spaced-apart bit lines;

a conductive word line; and

10 charge storage regions disposed between a second surface of the semiconductor islands and the word line.

428. The array of claim 424, wherein the word line, the charge storage regions and the semiconductor islands of the rail stacks are aligned in a plane perpendicular to the substrate and parallel to a source to drain direction.

15

429. The array of claim 428, wherein the word line, the charge storage regions and the semiconductor islands of the rail stacks are aligned in two planes perpendicular to the substrate and parallel to a source to drain direction.

20

430. A method of making a flash memory array disposed above a substrate, comprising:

forming a first plurality of spaced-apart conductors disposed at a first height above the substrate in a first direction;

25 forming a first insulating layer located between the first conductors;

forming a stack of layers comprising a first semiconductor layer and a charge storage film;



patterning the stack to form a plurality of first rail stacks comprising a semiconductor rail and a charge storage region rail, having at least one aligned lateral edge;

forming source and drain regions in the semiconductor rails;

5 forming a second conductive layer; and

patterning the second conductive layer and the first rail stacks to form a plurality of second rail stacks comprising a word line, charge storage region islands and semiconductor islands, wherein the second rail stacks are aligned in a plane perpendicular to the substrate and parallel to a source to drain
10 direction.

431. The method of claim 430, wherein:

the step of forming the first insulating layer located between the first conductors comprises forming the first insulating layer above and between
15 the first conductors and planarizing the first insulating layer to expose the first conductors; and

the step of forming the stack of layers comprises forming the stack of layers on the exposed first conductors and the planarized first insulating layer.

20

432. The method of claim 431, wherein the step of forming the source and drain regions comprises outdiffusing dopants of a second conductivity type into the semiconductor islands of a first conductivity type from the first plurality of spaced-apart conductors.

25

433. The method of claim 430, wherein:

the step of forming the first insulating layer comprises forming the first insulating layer on the semiconductor islands of the second rail stack; and





the step of forming the first conductors comprises forming trenches in the first insulating layer, depositing a second conductive layer in the trenches and over the first insulating layer and planarizing the second conductive layer.

5 434. The method of claim 430 wherein:

the first conductors comprise a polysilicon layer and a metal or metal silicide layer; and

the word line comprises a polysilicon layer and a metal or metal silicide layer.

10

435. The method of claim 430, wherein said charge storage region islands comprise dielectric isolated floating gates, electrically isolated nanocrystals, or O-N-O dielectric stacks.

15 436. The method of claim 435, wherein:

the step of forming the stack comprises forming a tunnel dielectric layer and a floating gate layer over the first semiconductor layer; and

the step of patterning the stack comprises forming a photoresist mask over the floating gate layer and etching the stack to form the plurality of first
20 rail stacks comprising semiconductor rails and charge storage region rails comprising tunnel dielectrics and floating gates, the first rail stacks having two aligned lateral edges.

437. The method of claim 436, further comprising forming a control gate
25 dielectric layer over the floating gates of the first rail stacks, wherein the control gate dielectric layer extends beyond the lateral edges of the first rail stacks.



438. The method of claim 437, wherein the step of patterning the second conductive layer and the first rail stacks further comprises patterning the control gate dielectric layer such that the control gate dielectric is disposed between the word lines and the first insulating layer, and wherein the control gate dielectric is aligned in a plane perpendicular to the substrate and parallel to a source to drain direction to the semiconductor islands, the tunnel dielectric, the floating gates and the control gates.

439. The method of claim 435, wherein:

10 the step of forming the stack comprises forming a tunnel dielectric layer and a floating gate layer over the first semiconductor layer; and

the step of patterning the stack comprises etching the stack to form the plurality of first rail stacks comprising semiconductor rails having a first width and charge storage region rails comprising tunnel dielectrics and

15 floating gates having a second width smaller than the first width;

such that the first rail stacks contain

one aligned lateral edge of the semiconductor rails, the tunnel dielectrics and the floating gates; and

an exposed portion of the semiconductor rails.

20

440. The method of claim 439, wherein the step of patterning the stack comprises:

forming a first photoresist mask having a first width over the stack;

etching the first semiconductor layer, the tunnel dielectric layer and the

25 floating gate layer using the first photoresist mask;

forming a second photoresist mask having a second width smaller than the first width over the floating gate layer; and

etching the tunnel dielectric layer and the floating gate layer but not the first semiconductor layer using the second photoresist mask.

441. The method of claim 439, wherein the step of patterning the stack
5 comprises:

forming a first photoresist mask having a first width over the stack;
etching the tunnel dielectric layer and the floating gate layer using the first photoresist mask to expose a portion of the first semiconductor layer;
forming a second photoresist mask having a second width larger than
10 the first width over the floating gate layer and over an exposed portion of the first semiconductor layer; and
etching the first semiconductor layer using the second photoresist mask.

15 442. The method of claim 439, further comprising forming a control gate dielectric layer over the floating gates and over the exposed portions of the semiconductor rails of the first rail stacks, wherein the control gate dielectric layer functions as a gate dielectric of access transistors over the exposed portions of the semiconductor rails.

20

443. The method of claim 442, wherein the control gate dielectric layer extends beyond the lateral edges of the first rail stacks.

444. The method of claim 443, wherein the step of patterning the second
25 conductive layer and the first rail stacks further comprises patterning the control gate dielectric layer such that the control gate dielectric is disposed between the word lines and the first insulating layer, and wherein the control gate dielectric is aligned in a plane perpendicular to the substrate and parallel



to a source to drain direction to the semiconductor islands, the tunnel dielectric and the control gates.

445. The method of claim 439, further comprising forming a second
5 insulating layer between an exposed portion of the semiconductor rails and the word line to form an offset region.

446. The method of claim 445, further comprising forming the second
10 insulating layer between the semiconductor rails to isolate the semiconductor rails.

447. The method of claim 430, further comprising monolithically forming a plurality of additional device levels of the array to form a three dimensional monolithic array having at least three device levels.

15 448. The method of claim 447, further comprising forming an interlayer insulating layer between each device level.

449. A charge storage device disposed above a substrate, comprising:
20 a first layer of transition metal-crystallized silicon disposed above a substrate;
a p-n junction disposed in said first layer; and
a local charge storage film disposed adjacent to said first layer.

25 450. A monolithic three dimensional array comprising a plurality of device levels containing the devices of claim 449, in which the p-n junction comprises a junction between a source region and a channel or a drain region and a channel.



451. A memory array disposed above a substrate, the array comprising:
a first plurality of spaced-apart conductors disposed at a first height
above the substrate in a first direction; and

5 a second plurality of spaced-apart rail-stacks disposed at a second
height in a second direction different from the first direction, each rail-stack
including:

a semiconductor film of a first conductivity type in contact with
said first plurality of spaced-apart conductors;

10 a local charge storage film disposed adjacent to the
semiconductor film; and

a conductive film disposed adjacent to the local charge storage
film,

each said semiconductor film being at least partially crystallized using a
15 transition metal induced lateral crystallization process.

452. A method for manufacturing a charge storage device, comprising:
providing a first amorphous silicon or polysilicon layer above a
substrate;

20 providing a transition metal catalyst into the first layer;
crystallizing the first layer;

forming a p-n junction in said first layer; and

forming a local charge storage film disposed adjacent to said first layer.

25 453. The method of claim 452, wherein the crystallizing occurs at a
temperature in a range of about 400°C to about 700°C, and further
comprising further crystallizing said first layer with a high-temperature anneal
in a range of about 750°C to about 975°C.



454. The method of claim 452, further comprising forming a gate disposed adjacent to the local charge storage film.

- 5 455. The method of claim 454, further comprising forming a plurality of device levels comprising transition metal-crystallized silicon TFTs.

456. A semiconductor device comprising a monolithic three dimensional array of charge storage devices comprising a plurality of device levels,
10 wherein at least one surface between two successive device levels is planarized by chemical mechanical polishing.

457. The semiconductor device of claim 456, wherein the array contains four or more device levels.

15

458. The semiconductor device of claim 457, wherein each charge storage device comprises a pillar TFT EEPROM.

459. The semiconductor device of claim 457, wherein each charge storage
20 device comprises a pillar diode with a charge storage region.

460. The semiconductor device of claim 457, wherein each charge storage device comprises a self aligned TFT EEPROM.

25 461. The semiconductor device of claim 457, wherein each charge storage device comprises a rail stack TFT EEPROM.





462. The semiconductor device of claim 457, wherein the surface of an insulating or a conductive layer in each device level is planarized by chemical mechanical polishing.

5 463. The semiconductor device of claim 457, wherein the surface of an interlayer insulating layer located between two levels is planarized by chemical mechanical polishing.

10 464. The semiconductor device of claim 457, wherein a peak to peak roughness of the surface planarized by chemical mechanical polishing is 4000 Angstroms or less.

15 465. The semiconductor device of claim 457, further comprising driver circuitry formed in the substrate at least in part under the array, within the array or above the array.

20 466. The semiconductor device of claim 465, wherein the driver circuitry comprises at least one of sense amps and charge pumps formed under the array in the substrate.

467. A method of making a monolithic three dimensional array of charge storage devices comprising:
forming a plurality of device levels; and
planarizing at least one surface between two successive device levels
25 by chemical mechanical polishing.

468. The method of claim 467, further comprising:
forming four or more device levels; and



planarizing at least one surface between at least three successive device levels by chemical mechanical polishing.

469. The method of claim 468, wherein each charge storage device is
5 selected from a group consisting of a pillar TFT EEPROM, a pillar diode with a charge storage region, a self aligned TFT EEPROM, and a rail stack TFT EEPROM.

470. The method of claim 468, wherein a surface of an insulating layer in
10 each device level is planarized by chemical mechanical polishing.

471. The method of claim 468, wherein a surface of a conductive layer in each device level is planarized by chemical mechanical polishing.

15 472. The method of claim 468, wherein the surface of an interlayer insulating layer located between two levels is planarized by chemical mechanical polishing.

473. The method of claim 468, further comprising forming driver circuitry in
20 a substrate at least in part under the array, within the array or above the array.

474. The method of claim 473, wherein the driver circuitry comprises at least one of sense amps and charge pumps formed under the array in the
25 substrate.

475. A semiconductor device comprising a monolithic three dimensional array of charge storage devices comprising a plurality of device levels,

wherein at least one surface between two successive device levels has a peak to peak roughness of 4000 Angstroms or less within a stepper field.

476. The semiconductor device of claim 475, wherein the array contains
5 four or more device levels.

477. The semiconductor device of claim 476, wherein each charge storage
device comprises at least one of a pillar TFT EEPROM, a pillar diode with a
charge storage region, a self aligned TFT EEPROM and a rail stack TFT
10 EEPROM.

478. The semiconductor device of claim 475, wherein the at least one
surface between two successive device levels has a peak to peak roughness
of 500 to 1000 Angstroms within a stepper field.
15

479. The semiconductor device of claim 478, wherein the at least one
surface comprises a surface of an insulating or a conductive layer in each
device level that is planarized by chemical mechanical polishing.

20 480. The semiconductor device of claim 478, wherein the at least one
surface comprises a surface of an interlayer insulating layer located between
two levels that is planarized by chemical mechanical polishing.

481. The semiconductor device of claim 475, further comprising driver
25 circuitry formed in the substrate at least in part under the array, within the
array or above the array.



482. The semiconductor device of claim 481, wherein the driver circuitry comprises at least one of sense amps and charge pumps formed under the array in the substrate.

5

