

PCT


WORLD INTELLECTUAL PROPERTY ORGANIZATION
International Bureau



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification ⁶ : G06F 12/02, 3/06, G11C 16/06		A1	(11) International Publication Number: WO 97/12325 (43) International Publication Date: 3 April 1997 (03.04.97)
(21) International Application Number: PCT/GB96/00250 (22) International Filing Date: 6 February 1996 (06.02.96) (30) Priority Data: 9519670.5 27 September 1995 (27.09.95) GB (71) Applicant (for all designated States except US): MEMORY CORPORATION PLC [GB/GB]; The Computer House, Dalkeith Palace, Dalkeith, Edinburgh EH22 2NA (GB). (72) Inventor; and (75) Inventor/Applicant (for US only): SINCLAIR, Alan, Welsh [GB/GB]; 102 Lamb's Lane, Cottenham, Cambridge CB4 4TA (GB). (74) Agent: CULLIS, Roger; British Technology Group Ltd., 101 Newington Causeway, London SE1 6BU (GB).			(81) Designated States: CN, JP, KR, SG, US, European patent (AT, BE, CH, DE, DK, ES, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE). Published With international search report.

(54) Title: MEMORY SYSTEMS



(57) Abstract

A solid state memory for emulating a disk drive comprising: translation means for translating a logical sector address to a main memory address; a main memory composed of non-volatile memory cells erasable in blocks; characterised in that a first pointer is used to point to an unwritten location in main memory, and a second pointer is used to point to the next unerased erasable block in sequence to the erasable block containing the said unwritten memory location; control means being provided to ensure that there is always at least one erasable block in the erased condition between the first and second pointers.