


Fig 1



Fig 2




Fig 3




Fig 4



10
6
12
16
12
16
6
16
12
16
16
16
12
12
16
12
18

Fig 5



10
19
16
16
18
16
14
14
12

Fig 6



10
22
24
24
24
16
20
20
16
16
20
24
24
24
16
24
16
20
20
16
20
18

Fig. 1



10
24
22
24
22
24
20
20
20
16
16
16
18
14
14
12

Fig. 2



II II
10
24
24
24
20
16
20
16
16
20
16
24
24
24
16
20
24
16
20
16
20
14
II II

Fig 9



10
II II
24
22
24
22
24
28
20
28
20
28
20
16
18
16
18
16
18
16
26
26
26
30
30
30
14
14
14
12
II II

Fig 10




Fig. 11



10
13
16
13
26
16
26
16
26
16
16
26
16
32

Fig 12



10
26
22
26
22
26
32
16
18
18
18
16
16
16
14
14
12

Fig 13



10
40
42
44
46
II
II
16
26
16
26
16
36
36
32
36
32
36
32
32
26
16
16
26
16

Fig 14



10
40
42
44
46
36
36
36
36
36
26
22
26
22
32
26
16
18
18
18
16
16
16
14
14
12

Fig 15




Fig. 16

Fig. 17




Fig 18



10
21
40
42
12
44
15
46
20
14
16
18
47
41
26
32
12
15
21

Fig 19



10
21
41
40
42
44
46
32
47
26
16
18
14
12
21

Fig 20




Fig 21



10
60
62
64
66
14
16
26
41
32
56
18
12

Fig 22



56
60
62
64
66
50
26
32
54
18
52
16
14
12

Fig 23




Fig 24



10
120
122
124
100
102
90
116
60
56
62
64
96
66
32
50
54
105
26
70
52
18
82
16
91
72
106
114
108
74
14
76
78
110
80
112
12

Fig 25



10
100
102
104
106
120
122
124
92
94
105
90
96
60
116
56
62
64
66
32
50
54
105
70
52
16
18
91
72
114
74
108
76
110
112
80
82
26
12

Fig 26



10
56
60
62
64
66
72
26
50
32
54
70
52
16
18
76
74
78
80
82
130
132
134
136
14
12

Fig 27




Fig 28




Fig 29



700
CPU
702
708
706
I/O DEVICE
PROCESSOR
MEMORY
CONTROL UNIT
704

Fig 10



800
802
822
806
READ/WRITE CONTROL
812
DECODE
816
POWER
POWER SUPPLY
880
808
PROCESSOR
882
REFERENCE
ROW
884
WL1
886
WL2
888
BL
COL.
MEMORY
814
I/O
804
820
SENSORS
810

Fig 11