FIELD EFFECT POWER TRANSISTORS

Abstract:

An embodiment of the invention relates to a monolithic array comprising a plurality of FETs having their sources and drains configured in a checkerboard pattern comprising a plurality of rows and a plurality of columns wherein each row comprises interleaved sources and drains and each column comprises interleaved sources and drains.

(Fig. 4A)