



[図1]



[図2]




[illegible]


```

graph LR
    31[31] --> 342[342 入出力処理部]
    342 --> 343[343 配置関係取得部]
    343 --> 339[339 故障発生確率演算部]
    339 --> 341[341 個別確率取得部]
    341 <--> 344[(344 演算方法記憶部)]
    344 --> 339
    339 --> Out[ ]
  
```


[図5]




[図6]




[図7]




[図8]




[図9]




[図10]



[図11]



[図12]



[図13]

