

Description

This invention relates to a voltage regulator circuit for a liquid crystal display in which the output voltage is arranged to vary in dependence on the temperature experienced by a temperature sensitive element. Thus, the circuit compensates for temperature dependent characteristics of a liquid crystal display.

It is known that liquid crystal displays experience a variation in their operating characteristics if the ambient temperature varies. The two operating characteristics of primary importance as far as the present invention is concerned are the threshold voltage, that is the applied voltage required to make the contrast of the liquid crystal display attain a value of 10% of the maximum contrast, and the saturation voltage which is the applied voltage required to make the contrast of the liquid crystal display attain 90% of the maximum contrast.

The saturation voltage is higher than the threshold voltage and the ideal driving voltages required of a power supply for the liquid crystal display are, respectively, a so-called turn-on voltage above the saturation voltage and a so-called turn-off voltage below the threshold voltage. However, because the saturation voltage and threshold voltage both decrease with an increase in temperature the situation can arise in which the turn-off voltage applied by the power supply is greater than the threshold voltage due to the fall in this latter upon a rise in temperature. Of course, when using segment displays and time-shared drive at a duty ratio of $1/N$, in which the value of N is in the region of three or four, it is possible to make the turn-off voltage sufficiently low to accommodate all the temperature-dependent variations in the value of the threshold voltage. Likewise, the turn-on voltage which has to be supplied by the power supply in order to achieve saturation of the liquid crystal can be made sufficiently great to accommodate all temperature-dependent changes in the saturation voltage. In other words, the turn-on voltage can be set to be greater than the saturation voltage at the lowest temperature which the liquid crystal display is likely to experience during operation. In such a system, since the turn-on voltage is always higher than the saturation voltage and the turn-off voltage is always lower than the threshold voltage, there is no crosstalk produced in the liquid crystal display.

However, when dot matrix display techniques are used the duty ratio $1/N$ is decreased (the value of N being increased to the region of 7—16 or more). In such circumstances it is impossible to supply constant turn-on and turn-off voltages which are respectively sufficiently great and sufficiently small to be always above and below, respectively, the saturation and threshold voltages of the liquid crystal display. The dynamic margin, defined as the ratio between the turn-on and turn-off voltages, thus decreases with the decrease in the duty ratio $1/N$, that is with an

increase in the value of N . It can happen, therefore, that on the relatively low temperature side of the liquid crystal display the turn-on voltage is lower than the required saturation voltage whilst, on the higher temperature side of the liquid crystal display, the turn-off voltage is higher than the threshold voltage. As a result crosstalk is produced in the liquid crystal display giving spurious operation.

In order to prevent such effect it is necessary to provide the power supply to the liquid crystal display with a temperature-dependent variation which, preferably, matches that of the liquid crystal display itself. In prior art systems this has been effected by utilising a temperature sensitive resistor (thermistor) having the required temperature characteristic. Such a temperature sensitive resistor has been connected in series with the supply terminals so that the voltage available to the liquid crystal display has the required temperature characteristic.

With a circuit of the known kind, however, there is the disadvantage that the temperature sensitive resistor cannot be manufactured as part of a monolithic integrated circuit so that it is necessary to mount the temperature resistor externally. This increases the size of the unit and also the cost. Another disadvantage of prior art systems is that it is impossible to adjust the temperature coefficient of the resistor so that the gradient of the temperature dependent variation of the output voltage cannot be adjusted. Moreover, since it is not easy to combine a reference voltage source with such a circuit, independent adjustment of the voltage level of the supply circuit has not been provided and, in addition, in prior art circuits incorporating externally mounted temperature sensitive resistors, the output voltage of the power supply is not adequately stable, being easily influenced by the voltage variation of the direct current voltage source.

From an article entitled "A Low-Voltage CMOS Bandgap Reference" by E. A. Vittoz (pages 573—577, volume SC-14, June 1979, New York, U.S., of IEEE Journal of Solid-state Circuits) there is also known a voltage regulator circuit for producing an output voltage independent of temperature. This output voltage is obtained by using a differential amplifier to control a FET, the inputs of the operational amplifier being connected to a bipolar transistor whose base-emitter voltage increases with decreasing temperature and a source of a voltage which is proportional to absolute temperature.

The invention as claimed is intended to provide a voltage regulator for a liquid crystal display in which a temperature dependent element can be provided as part of an integrated circuit, preferably a metal oxide semiconductor integrated circuit (MOSIC). Further, in embodiments of the present invention the gradient of the temperature-dependent output voltage, and the voltage level, can be adjusted (upon setting up of the apparatus) without requiring any externally mounted components.

The invention therefore solves the problem inherent in the use of externally mounted temperature-dependent resistors for voltage regulators of liquid crystal displays by providing a voltage regulator circuit for a liquid crystal display, in which the output voltage V_o is arranged to vary in dependence on the temperature experienced by a temperature sensitive element, characterised in that the output voltage V_o is arranged to be stabilised by means of an MOS operational amplifier having or being supplied with a constant input offset voltage V_{st} determined by the difference between the threshold voltages of insulated gate type field effect transistors, and a series arrangement of the temperature sensitive element, a resistor and a current source, the current flowing in the series arrangement, in use, being regulated by the MOS operational amplifier whose output is connected to control the current source and whose inputs are connected across the resistor or across the temperature sensitive element.

The advantages offered by the invention are mainly that the voltage regulator can be constructed entirely utilising integrated circuit techniques thereby providing considerable economy of manufacture. Moreover, the output voltage of the circuit is stable against variation in the voltage source and, as referred to above, it is possible to construct the circuit to allow adjustment of both the temperature gradient (that is, the gradient of the temperature dependent output voltage) and the level of the output voltage itself to suit the characteristics of the liquid crystal display with which the circuit is to be employed. Various ways of carrying out the invention are described in detail below with reference to the drawings which illustrate the temperature characteristics of liquid crystal displays and various specific embodiments of the present invention, in which:

Figure 1 is a diagram illustrating the variation between the contrast of a liquid crystal display and the impressed effective voltage;

Figure 2 is a diagram illustrating the variation of the effective voltage of a liquid crystal display with temperature;

Figure 3 is a diagram illustrating a typical waveform applied to drive a liquid crystal display in a time-shared manner;

Figure 4 is a circuit diagram of a first embodiment of the present invention;

Figure 5 is a diagram illustrating in more detail a part of the circuit of Figure 4;

Figure 6 is a circuit illustrating in more detail a further part of the circuit of Figure 4;

Figure 7 is a circuit diagram illustrating a component of the circuit illustrated in Figure 5 or Figure 6;

Figure 8 is a circuit diagram illustrating an exemplary construction for a programmable read-only memory suitable for incorporation in the circuit of Figure 5 of the circuit of Figure 6;

Figure 9 is a circuit diagram of an operational

amplifier suitable for incorporation as an amplifier in the circuit of Figure 4;

Figure 10 is another circuit diagram illustrating a further amplifier suitable for use as another of the operational amplifiers in the circuit of Figure 4;

Figure 11 is a sectional view of an NPN transistor suitable for use in the circuit of Figure 4, and monolithically integrated onto a circuit chip;

Figure 12 is a circuit diagram of an alternative embodiment of the invention;

Figure 13 is a circuit diagram illustrating a detail of Figure 12;

Figure 14 is a circuit diagram illustrating an alternative construction for the detail illustrated in Figure 13;

Figure 15 is a diagram illustrating a further alternative integrated circuit adjustable resistor;

Figure 16 is a circuit diagram illustrating a third embodiment of the invention;

Figure 17 is a circuit diagram illustrating a modification of the embodiment of Figure 16;

Figure 18 is a circuit diagram illustrating one form of output buffer circuit suitable for use with embodiments of the present invention;

Figure 19 is an alternative output buffer circuit;

Figure 20 is a circuit diagram of a further embodiment of the invention in which there are at least two integrated circuit components having temperature dependent characteristics which are different from one another;

Figure 21 is a further circuit diagram of an embodiment like the embodiment of Figure 20 in which at least two integrated circuit components having different temperature dependent characteristics are included in the circuit;

Figure 22 is a block schematic diagram illustrating an embodiment of the present invention in which the operation of the voltage regulator is controlled by a clock signal;

Figure 23 is a circuit diagram illustrating an embodiment of the invention operating in accordance with the principles outlined in the block diagram of Figure 22;

Figure 24 is a circuit diagram illustrating an example of the form of one of the operational amplifiers in the circuit of Figure 23;

Figure 25 is a circuit diagram illustrating an example of an operational amplifier suitable as another of the operational amplifiers in the circuit of Figure 23;

Figure 26 is a circuit diagram of a further embodiment of the invention, similar to the embodiment of Figure 23, but using integrated circuit components of opposite polarity;

Figure 27 is a circuit diagram illustrating an analogue switch suitable for use in the embodiment of Figure 23; and

Figure 28 illustrates waveforms representing clock signal inputs to an operational amplifier and an analogue switch of the embodiment of Figure 23 or 26.

Referring now to the drawings, Figure 1 illustrates the operating characteristic of a liquid crystal display, in particular plotting the contrast

of the display against the impressed effective voltage. The lines 101, 102 and 103 respectively represent the variation in the response of the liquid crystal display at 0°C, 20°C and 40°C. It will be observed that as the temperature rises from 0°C to 40°C the voltage required to operate the liquid crystal display falls. The threshold voltages, representing the impressed effective voltage required to cause the display to exhibit 10% of its maximum contrast, are indicated 104, 105 and 106, and the corresponding saturation voltages required to cause the display to exhibit 90% of its maximum contrast are marked 107, 108 and 109 respectively. It can be easily observed from Figure 1 that the saturation voltage 109 for the liquid crystal display at 40°C is only marginally different from the threshold voltage 104 for the same display at 0°C.

The variation in the saturation voltage and threshold voltage with changes in temperature is plotted in Figure 2. In this Figure the saturation voltage is plotted as line 111 and the threshold voltage as line 121. It will be observed that these two voltages fall approximately parallel to one another with an increase in temperature. To prevent crosstalk from arising in a liquid crystal display likely to be subjected to the temperature range plotted in Figure 1 and Figure 2, it is necessary that the applied turn-on voltage supplied to the display by a power supply be greater than the maximum value of the saturation voltage 111 which occurs at the lower end of the temperature range. Likewise, it is necessary for the turn-off voltage applied by the power supply to the display to be lower than the minimum value of the threshold voltage 121 even at the upper end of the temperature range to which the display may be exposed, at which point the threshold voltage is at its lowest in the range. Such a turn-off voltage is indicated by the solid line referenced 122 in Figure 2.

This is possible providing the available dynamic margin (that is the ratio between turn-on and turn-off voltages) is sufficiently large. There are circumstances, however, such as when dot matrix display techniques are used, where the dynamic margin is not sufficiently great. An example of this situation is illustrated by the turn-on voltage 113 and the turn-off voltage 123 illustrated in Figure 2. In this situation there are parts of the operating range where the turn-on voltage 113 does not exceed the saturation voltage (in particular, the lower quarter of the temperature range illustrated in Figure 2). Likewise, in the upper quarter of the temperature range illustrated in Figure 2 the turn-off voltage is not lower than the threshold voltage so that in these two regions unsatisfactory operation of the liquid crystal display results.

The circuit of the present invention seeks to avoid the difficulties by providing a voltage regulator which has a temperature-dependent output voltage for supplying the liquid crystal display. The output voltages which can be supplied by such a voltage regulator are

illustrated in broken outline in Figure 2 and indicated by reference numerals 114 (for the turn-on voltage) and 124 (for the turn-off voltage). With a voltage regulator providing such temperature-dependent voltage signals the variations in the saturation voltage and threshold voltage of a liquid crystal display are accommodated by the corresponding variations in the output voltages available from the voltage regulator.

In a time-sharing driving system, when the duty ratio of the driving voltage is defined as $1/N$ and the bias ratio is defined as $1/a$, the turn-on voltage (V_{on}) and turn-off voltage (V_{off}) are given by the following expressions:

$$V_{on} = \frac{V_p}{a} \sqrt{\frac{N+a^2-1}{N}} \quad (1)$$

$$V_{off} = \frac{V_p}{a} \sqrt{\frac{N+(a-2)^2-1}{N}} \quad (2)$$

In each equation, V_p indicates peak-to-peak of driving voltage. An example of driving voltage wave, when $N=3$ and $a=3$ is illustrated in Figure 3. The value of peak-to-peak voltage V_p in equations 1 and 2 is obtained by boosting the output voltage of a voltage regulator. V_p can therefore be defined as follows:

$$V_p = KV_o \quad (3)$$

where K is a natural number and v_o is the output voltage of the voltage regulator. It is therefore necessary that the output voltage v_o of the voltage regulator has the desired temperature dependent characteristic since this directly affects the turn-on and turn-off voltages applied to the liquid crystal display.

Referring now to Figure 4, the embodiment shown therein comprises essentially two operational amplifiers 301, 302 the output terminals of which are connected to the gate electrodes of respective metal oxide semi-conductor field effect transducers (hereinafter referred to as MOSFET) 303, 304 both of which are of the N channel type.

The input terminals of the operational amplifier 301 are connected across a resistor 306 which forms part of a variable resistor generally indicated within the broken line 321. The variable resistor 321 is fed by an NPN transistor 305 connected for operation as a PN junction diode with its base and collector directly connected together and to a positive supply terminal 311. The positive supply terminal 311 is also connected to a second variable resistor construction, indicated within the broken outline 322, which will be described in greater detail with respect to Figures 5 to 8.

The output from the circuit is taken from the junction between the MOSFET 304 and the variable resistor 322, and is indicated by an output terminal 319. A negative supply terminal

312 is connected to the two MOSFETs 303, 304 and the two inputs to the second operational amplifier 302 are taken one from a variable tapping 316 of the variable resistor 322 (this leading to the non-inverting input of the operational amplifier 302), and the other from a variable tapping 317 of the variable resistor 321, this leading to the inverting input of the operational amplifier 302.

The operational amplifier 301 has a constant offset voltage V_{st} determined by the difference of threshold voltages between two insulated gate type FETs 514, 515 (Fig. 10). By operation of the operational amplifier 301, current flows through the insulated gate type FET 303, the fixed resistor 321 and the NPN transistor 305 so that the voltage drop across the portion 306 of the variable resistor 321 is maintained at V_{st} . If the resistance of the portion 306 is defined as R_1 , the current through the NPN transistor 305 drawn by the operational amplifier 301 and the N-channel MOSFET 303 can be defined as V_{st}/R_1 , where V_{st} is the value of the constant offset voltage of the operational amplifier 301. The NPN transistor 305 operates as a PN junction diode. If the forward bias voltage between the base and emitter of the NPN transistor 305 is V_{BE} , and the resistance of a variable portion 307 of the variable resistor 321 is R_2 , the potential of the voltage terminal 311 with reference to the inverting input of the operational amplifier 302, supplied along the line 317, can be expressed as:

$$V = \frac{R_2}{R_1} V_{st} + V_{BE} \quad (4)$$

The forward bias potential drop across the transistor 305 represents, effectively, the voltage at the supply terminal 311 with respect to the line 314 supplying the inverting input of the operational amplifier 301.

If the resistance of a variable portion 308 of the variable resistor 322 is R_3 , and the overall fixed resistance in the variable resistor 322 is R_4 (represented by the resistor 309 in Figure 4), the potential difference V_o between the supply terminal 311 and the output terminal 319 is determined by the operation of the operational amplifier 302 and the N-channel MOSFET 304, and is given by the expression:

$$V_o = \frac{R_4}{R_3} V = \frac{R_4}{R_3} \left(\frac{R_2}{R_1} V_{st} + V_{BE} \right) \quad (5)$$

The offset voltage V_{st} of the operational amplifier 301 is stable over a range of temperatures. However, the forward bias potential drop V_{BE} between the base and the emitter of the NPN transistor 305 has a temperature coefficient of about $-2.3\text{mV}/^\circ\text{C}$. Thus the output voltage appearing on terminal 319 has a temperature-dependent characteristic which is determined by V_{BE} . If the variation of the output

voltage appearing on terminal 319 is plotted against temperature, a linear relation with a negative slope is obtained. If the slope of this relation is α , and the value of V_o at 25°C is β , then the temperature dependence on the output voltage can be expressed as:

$$V_o = \alpha(t - 25) + \beta \quad (6)$$

where t is the temperature in degrees C.

Thus, using only integrated circuit technology, and particularly MOS integrated circuits, a voltage regulator has been formed in which the output voltage has a temperature-dependent characteristic which can be matched to the temperature-dependence of the required driving voltages for a liquid crystal display. For this purpose it is preferable that the values α and β can be adjusted in order to match the output of the voltage regulator with the required supply voltage of a liquid crystal to be driven, specifically the characteristics of the threshold voltage and the saturation voltage, and also to take account of the method by which the liquid crystal display is to be driven.

Adjustment of α and β can be effected if the variable resistors 321 and 322 of Figure 4 are constructed as indicated in Figure 5 or Figure 6. Referring now to these Figures there are shown two basically similar integrated circuit adjustable resistors representing the resistors 321 and 322 respectively. In Figure 5 the resistor chain comprising the resistors 401—404 are formed as integrated resistors and the lines 314, 313 represent the same lines as in Figure 4 which supply the inverting and non-inverting inputs of the operational amplifier 301. A plurality of analogue switches 421—424 are connected in parallel between the line 317 which supplies the inverting input of the amplifier 302 and respective junction points 411, 412, 413 and 414 each situated at the lower potential end of a respective resistor 401, 402, 403 and 404. The analogue switches 421—424 are controlled by a programmable read-only memory 461 (hereinafter referred to as a PROM). Although a PROM is shown in this specific embodiment, any non-volatile memory device may be employed. When the voltage regulator is being set up, data is written into the non-volatile memory device to determine which of the analogue switches 421—424 is to be rendered conductive. This determines the value of the variable resistor 321 by determining how many of the integrated resistors 401, 402, 403, 404 are in series in the line between the NPN transistor 305 and the line 317 leading to the inverting input of the operational amplifier 302.

In Figure 6 a similar construction for the adjustable part 308 of the variable resistor 322 is illustrated. This comprises a chain of integrated resistors 431, 432, 433 and 434 with associated analogue switches 451, 452, 453 and 454 respectively. The lines 316 and 319 are the same as the correspondingly numbered lines in Figure 4, and the analogue switches 451—454 are controlled by

a non-volatile memory device 462 which may be a PROM.

As will be readily appreciated, the setting of the adjustable resistor 322 determines the level of the voltage V_o (that is the value β mentioned above) and the adjustment of the resistor 321 determines the inclination of the temperature dependent variation in this output voltage (that is the value α mentioned above). When setting up the voltage regulator the value of α is first adjusted followed by adjustment of β .

Figure 7 illustrates a suitable construction of an analogue switch which could be used in the circuit of Figure 5 or Figure 6. This comprises two MOS insulated gate field effect transducers 71, 72 with their source and drain electrodes connected together respectively, and their gate electrodes linked via an inverter 73. Figure 8 illustrates a suitable integrated circuit construction for a PROM having a fuse. This latter may be made of polycrystalline silicon or metal. The fuse is indicated 471 in Figure 8 and is located between a positive voltage terminal 475 and a junction point between a fuse cut-out terminal 476 and a polycrystalline silicon resistor 472 (this resistor is only required when the fuse 471 is made of polycrystalline silicon). The PROM further comprises a diffusion resistor 473 (this may alternatively be an ion implanted resistor). Between the resistor 473 and an output terminal 478 from the PROM is connected an electrode of an N-channel MOSFET 474 the gate electrode of which is also connected to a positive voltage terminal 475 and the other electrode of which is connected to a negative voltage terminal 477. Such a circuit is suitable for operation as a two bit PROM which may be used as part of the circuit 461 for controlling the analogue switches 421—424 of Figure 5.

A circuit for the operational amplifier 302 is illustrated in Figure 9. This circuit is composed entirely of MOS elements as shown. The amplifier is supplied from two power supplies V_{DD} and V_{SS} . The P-channel MOSFET 501 and the N-channel MOSFET 502 constitute a biasing circuit the output V_b of which has a constant voltage. The N-channel transistor 503 serves as a constant current transistor which is supplied with a substantially constant gate potential in order to maintain the current bias on the differential stages constant. The differential stages comprise the N-channel transistors 504, 505 and the P-channel transistors 506, 507 which define mirror pair elements, often referred to as current mirrors. Each of the elements forming the current mirrors has the same operating characteristics as the other. Specifically, when the respective input voltages applied to the gate electrodes of transistors 504, 505, namely an inverting input V_i and a non-inverting input V_{Ni} are equally in phase with each other the potentials at the gate electrodes of the transistors 506, 507 are equal to each other since the gate electrode of the P-channel transistor 506 is coupled to the drain electrode of the N-channel transistor 504 and, additionally to the gate electrode of the P-channel

transistor 507, so that the respective transistors defining the current mirrors operate in their saturation regions.

The N-channel MOSFET 508 and P-channel MOSFET 509 together form an output stage which performs a level shift on the output voltage applied to the terminal V_o .

The circuit of the operational amplifier 301, shown in Figure 10, is substantially the same as that of Figure 9, and the same reference numerals have been used to indicate corresponding components. The difference lies in the transistors 514, 515 which replace the transistors 504, 505 in the circuit of Figure 9. Instead of being identical to one another, the MOSFET 514 has a threshold voltage which is higher than the threshold voltage of the MOSFET 515 by the value V_{st} . This differential in the threshold voltages of the pair of MOSFETS 514, 515 can be obtained, for example, by doping one of the channels of the transistors by ion implantation during manufacture, that is by doping one of the channels of one of the MOSFETS with ions the transfer type of which is opposite to that of a substrate of the channel. Alternatively, different materials may be used for the gates the pair of MOSFETS, or else polycrystalline silicon of opposite transfer types may be used for the gates of the pair of MOSFETS 514, 515.

The output voltage V_o of the voltage regulator is given by equation (5) above. As can be seen from this equation the output voltage V_o is dependent on the offset voltage V_{st} , but independent of the supply voltage. In other words, the output voltage V_o is stabilised by the offset voltage V_{st} . This offset voltage V_{st} is extremely stable despite temperature variations, and is particularly suitable as the standard voltage of a voltage regulator due not only to this fact, but also to the fact that any change due to aging takes place extremely slowly.

The temperature dependent element of the voltage regulator, that is the NPN transistor 305 illustrated in Figure 4, can be made in the usual way implying MOS integrated circuit techniques. It is normal, using such techniques, for the transistor collector to be fixed to an N-type substrate acting as a positive voltage source. In Figure 11 the substrate is indicated 601, this constituting an N-layer. Diffused into the N⁻ substrate 601 is a P⁻ layer 602. An N⁺ layer 603 is diffused into the P⁻ layer 602, and a similar N⁺ layer 605 is diffused into the N⁻ substrate 601. A P⁺ layer 604 is also diffused into the P⁻ layer 602. An insulating film 606 overlies the whole substrate and the terminals of the transistor are determined by wiring element 607. The construction is such, therefore, that the collector is fixed to the substrate and the voltage regulator in accordance with the invention is therefore suitable for manufacturing by MOS integrated circuit techniques.

The circuit illustrated in Figure 4 could, of course, be manufactured with reverse polarity components, replacing the NPN transistor 305

with a PNP transistor and substituting P-channel MOSFETS for the N-channel MOSFETS and vice versa. In this case the polarity of the offset voltage V_{st} of the operational amplifier 301 would be reversed as would the polarity of the voltage terminals 311 and 312. As another alternative the reference voltage may be derived from an external reference voltage source instead of being derived in the manner described in relation to Figure 4. Further, other methods of adjusting the adjustable resistors 321 and 322 discussed in relation to Figures 5 and 6 may be employed. For example, an externally mounted resistor may be adjusted by volume, or alternatively a thin film resistor included in an integrated circuit may be adjusted by laser trimming in a known way.

Since the voltage regulator of this invention can be manufactured using MOS integrated circuit techniques, particularly CMOS technology, low power consumption can be easily obtained.

Turning now to Figure 12, there is illustrated a further embodiment of the invention which can be manufactured using monolithic integrated circuit techniques, and in which the output voltage is temperature dependent whilst the voltage level and the "temperature gradient" (i.e. the slope of the line representing a variation in output voltage with change in temperature) are independent of one another. This embodiment comprises an operational amplifier 322 which may be of the same construction as the operational amplifier illustrated in Figure 10, and the output from this amplifier is connected to the gate electrode of a MOS insulated gate field effect transistor 328. The non-inverting and inverting inputs 333, 334 respectively of the operational amplifier 322 are supplied along lines 332, 331 respectively which apply an offset voltage to the amplifier 322 determined by the value of a resistance 327 constituting part of an adjustable resistor 325 which is connected between a pair of PN junction diodes 323, 324 and the field effect transistor 328. The PN junction diodes 323, 324 are formed as thin film polycrystalline silicon diodes and the number of diodes provided determines the "temperature gradient" of the output voltage from the circuit. In Figure 12 two diodes have been shown, but the number may, of course, be greater than this.

The adjustable resistor circuit 325 determines the level of the output voltage and is typically formed utilising integrated resistors, analogue switches non-volatile memory circuits such as those shown in Figures 5 and 6, or may be constituted by externally mounted variable resistors, or may be laser trimmed thin film resistors.

The offset voltage of the operational amplifier 322 is used as the standard voltage of the voltage regulator. The current flowing in the diodes 323, 324 is determined by the setting of the adjustable resistor circuit 325, which also determines the voltage at the output terminal 329. If the resistance of the part of the circuit indicated 327 in Figure 12 is indicated R_6 , and the resistance of the

part indicated 326 is R_7 , it can be shown that the output voltage V_o of the voltage regulator can be given by the equation:

$$V_o = V_i + \frac{R_7}{R_6} V_{st} \quad (7)$$

where V_i is the potential drop across the forward biased PN junction diodes 323, 324 (that is between the terminal 330 and the line 331), and the V_{st} is the potential drop across the part 327 of the adjustable resistor 325, that is the offset voltage across the input terminals 333, 334 of the operational amplifier 322. As can be seen from Equation 7 the output voltage V_o is dependent on the offset voltage V_{st} , but independent of the supply voltage. In other words, the output voltage V_o is stabilised by the offset voltage V_{st} . This offset voltage V_{st} is extremely stable against temperature and its change due to aging occurs at a very low rate.

The offset voltage V_{st} is stable against temperature change, and the resistances R_6 and R_7 have the same temperature coefficients so that V_o has a temperature characteristic which is only influenced by V_i , which is determined by the PN junction diodes 323, 324. The voltage drop across the PN junction diodes 323, 324 has a negative temperature coefficient. If the temperature coefficient of one PN junction diode, such as the diode 323, is determined as α (in V/degrees C) the temperature coefficient of the circuit having n diodes will be $n\alpha$. In other words, the temperature coefficient of the circuit can be adjusted by selecting the number n of diodes connected in series. Moreover, it can be seen from equation (7) that the voltage level can be adjusted by changing the value of R_7/R_6 , and this can be effected, for example, utilising circuits such as those shown in Figures 5 and 6. Figure 13 illustrates an externally mounted variable resistor whereas Figure 14 illustrates the adjustable resistor 325 being formed as a thin film resistor (for example of polycrystalline silicon) which can be adjusted by trimming. This is schematically illustrated in Figure 15 where 340 represents a thin film resistor which is cut, for example by a laser, with cuts 339 to adjust its resistance.

Figure 16 illustrates a circuit similar to that of Figure 12, but wherein the components employed to form the circuit are of the opposite polarity type. Thus, the operational amplifier 348 incorporates a standard voltage source of opposite polarity to that incorporated in the operational amplifier 322 of Figure 12. Likewise, the output of the operational amplifier 348 is connected to the gate electrode of a P-channel field effect transistor 337 the drain electrode of which is connected via an adjustable resistor circuit 325 and two PN junction diodes 324, 323 to a negative voltage source 335.

The circuit of Figure 17 is substantially the same as that of Figure 16, but differs in that the operational amplifier 348 incorporating a

standard voltage source by utilising input offset voltage is replaced with a conventional operational amplifier 338 having an extremely small input offset voltage and the standard voltage source of the voltage regulator supplying the constant offset voltage V_{st} to the operational amplifier 338 is mounted separately, this being indicated by the box 339 in Figure 17. Moreover, in other embodiments (not shown) the PN junction diodes 323, 324 are not directly connected to the voltage terminal 335 (or 330 as in Figure 12) but rather these diodes are positioned at a point between the resistors of the adjustable resistor circuit 325.

Figure 18 illustrates an output buffer circuit suitable for connection between the output terminal 329 of the circuit of Figures 12 or 16 or 17 and the liquid crystal display constituting the load. Such a circuit incorporates a further operational amplifier 340 directly feeding the load 341. An alternative buffer circuit is illustrated in Figure 19 where the load 346 is driven by a field effect transistor 345 controlled by the output of an operational amplifier 343. The channel type of the transistor 345 has not been illustrated since this will depend on the polarity of the voltage regulator of the previous stage.

Referring now to Figure 20 there is shown a circuit which is based on the circuit of Figure 4, but in which the temperature sensitive transistor 305 has been replaced by a resistor forming the temperature sensitive element. This necessitates a number of consequential changes over the circuit of Figure 20. In the circuit of Figure 20 the input terminals of an operational amplifier 352 are connected across a resistor 362 which serves as the temperature sensitive element of the circuit. This resistor 362 is formed by integrated circuit techniques and may be, for example, a diffusion resistor, an ion implanted resistor, a thin film resistor of polycrystalline silicon or the like. The resistor 362 is connected in series with a further resistor 353 and an insulated gate field effect transistor 360 between a positive supply terminal 349 and a negative supply terminal 373. Connected in parallel with the assembly comprising the field effect transistor 360 and the two resistors 353 and 362 is a further integrated circuit network comprising an adjustable resistor circuit generally indicated 364 and contained within the broken outline, and a further P-channel field effect transistor 354.

A second operational amplifier 356 supplies the gate electrode of a third P-channel MOS field effect transistor 357 the source and drain electrodes of which are connected in series with a second adjustable resistor circuit 370 between the positive and negative supply terminals 349, 373 respectively. The inverting input of the second operational amplifier 356 is connected to a point in the adjustable resistor circuit 364 and the non-inverting input of the operational amplifier 356 is connected to a point in the adjustable resistor circuit 370.

If the resistance of the resistor 362 is indicated

as R_a the current flowing in the P-channel MOS field effect transistor 360, the resistor 325 and the resistor 306 is V_{st}/R_a , where V_{st} is the offset voltage of the operational amplifier 352. The P-channel MOS field effect transistors 360 and 354 are identical with one another and both operate in saturation. The sum of the resistances of the resistors 364 and 366 is substantially equal to the resistance of the resistor 362 so that the current flowing in the P-channel MOS field effect transistor 354 (and also in the resistors 364 and 366) is V_{st}/R_a .

If the resistance of the resistor 361 forming part of the adjustable resistor circuit 364 is R_b and the resistance of the resistor 366 is R_c the potential of the line 355 supplying the inverting input of the second operational amplifier 356 can be expressed as:

$$V_1 = \frac{V_{st}}{R_a} (R_b + R_c) \quad (8)$$

where V_1 is the potential of the line 355 with respect to the negative supply terminal 373.

The temperature coefficients of the resistors 362 and 366 are equal to one another (and hereinafter indicated α) whilst the temperature coefficient β , of the resistance 361 is very much smaller than this. The temperature coefficient α is very much less than 1 so that, at a temperature of $t=0^\circ\text{C}$ equation eight can be expressed as:

$$V_1 = \frac{V_{st}}{R_{a0}} R_b(1 - \alpha t) + R_{c0} \quad (9)$$

where, t represents the temperature, R_{a0} , R_{b0} and R_{c0} respectively represent the resistance of the resistors R_a , R_b , and R_c at the temperature $t=0^\circ\text{C}$.

Likewise, if the resistance of the resistors 367 and 368 and R_d and R_e respectively, the potential of the output terminal 369 with respect to the negative voltage terminal 373, that is the output voltage V_o of the voltage regulator, can be expressed as:

$$V_o = \frac{R_a}{R_d} \frac{V_{st}}{R_{a0}} R_{b0}(1 - \alpha t) + R_{c0} \quad (10)$$

In this equation, the temperature coefficients of the resistors 367 and 368 are equal to each other. From this equation can be seen that the output of the voltage regulator V_o has a negative temperature gradient and this temperature gradient, as well as the voltage level of the output can be adjusted by changing R_a/R_d by means of the adjustable resistor circuit 370, and by changing R_{b0} by means of the adjustable resistor circuit 364. Generally speaking, in an integrated circuit resistor, there is a relationship between the sheet resistance of the resistor and the temperature coefficient, the larger the sheet resistance the greater the temperature coefficient. On the other

hand it is desirable for the resistors which are to serve for detecting the temperature to have a large temperature coefficient whilst the adjusting resistors have small sheet resistance. In order to accommodate these requirements the resistors 362 and 366 may be made, for example, as resistors the impurity concentration of which is small, such as P^- resistors. On the other hand, resistors within the circuits 364 and 370 may be resistors whose impurity concentration is large, such as P^+ resistors or polycrystalline silicon resistors.

The adjustable resistor circuits 364 and 370 may in practice be constructed in the same manner as described in relation to Figures 5 and 6, incorporating integrated resistors, analogue switches and a non-volatile memory such as a two bit programmable read-only memory. Alternatively the resistors may be formed as thin film resistors and adjusted by trimming using a laser, for example a YAG laser. In this way the resistance of the resistors can be changed from outside the circuit. Alternatively the adjustable part of the resistor circuit may be formed as an external resistor mounted outside the integrated circuit.

Figure 21 illustrates a circuit similar to that of Figure 20, but using elements of opposite polarity type. In Figure 21 corresponding elements have been identified with the same reference numerals as used in Figure 20. Apart from the use of opposite polarity components the circuit of Figure 21 is otherwise identical with that of the circuit of Figure 20, the supply terminals 349, 373 being, of course, the only items of the same polarity. The circuits of Figure 20 and 21 may be provided with output buffer circuits similar to or identical to those described in relation to Figures 18 and 19.

Referring now to Figure 22 there is shown a block schematic diagram illustrating a voltage regulator having a temperature-dependent output voltage characteristic and incorporating two operational amplifiers which are controlled by a first clock signal, the output voltage of the voltage regulator being sampled and held by a circuit including an analogue switch and a condenser, and the conduction or non-conduction of the analogue switch being controlled by first or second clock signal. In the block diagram of Figure 22 the first block 374 represents a standard voltage source. The standard voltage source 374 may include a zener diode by means of which the standard voltage can be generated, or alternatively the threshold voltage of a metal oxide silicon field effect transistor may be employed. The standard voltage signal from the source 374 is indicated 380 and this is applied to a constant current source 375 which converts the signal into a constant current signal 381 which is supplied to a circuit having a temperature-dependent operation. Such a circuit may include, like the circuits described above, a temperature dependent element in the form of a PN junction diode disposed in a semiconductor substrate, the PN junction in the base and emitter of a bipolar transistor, a PN junction of a thin film transistor or

diode, or an integrated resistor. The output signal from the circuit 376, indicated 382 is supplied to a circuit 377 which independently adjusts the temperature gradient of the output voltage. Finally, the signal 383 from the temperature gradient adjusting circuit 377 is supplied to a circuit 378 which includes sample and hold circuits controlled by a clock signal in order to reduce the power consumption of the overall circuit. The output from the circuit 378 is fed along a line 384 to a terminal 379 to which may be connected a suitable output buffer circuit for driving a liquid crystal display.

Figure 23 represents a circuit diagram operating in accordance with the scheme outlined in relation to the block schematic diagram of Figure 22. This circuit is specifically adapted to be constructed using integrated circuit techniques, particularly MOS technology. The constant current is obtained by a standard voltage source incorporated in an operational amplifier 385 acting in cooperation with the resistor 389 which is connected in series with the collector/emitter junction of an NPN transistor 388 and a MOSFET 387 between a positive supply line 398 and a negative supply line 521. In this circuit, like the circuit of Figure 4, the NPN transistor acts as the temperature dependent component the PN junction portion of which is driven by the above mentioned constant current. After adjustment by the resistor 389 the output point of which is electrically adjustable, the voltage is input to the inverting terminal of a second operational amplifier 392, being fed along line 390.

A further adjustable resistor 394, the output point of which is electrically variable, determines the voltage level applied by the output of the second operational amplifier 392 to an analogue switch 396. This analogue switch 396, together with a condenser 397 form a sample and hold circuit. The sampled and held voltage supplied to the switch 396 is fed to the inverting input of a third operational amplifier 523 serving as an output buffer circuit together with MOSFET 520 to provide final drive output between the output terminal 399 and the positive voltage terminal 398. The operational amplifiers 385 and 392 can be constructed as shown in Figure 24 and 25 respectively. And the analogue switch 396 may be constructed as shown in Figure 27.

Referring to Figure 24 the circuit shown comprises entirely of insulated gate MOS field effect transistors. A bias circuit, having a constant voltage output VB is constituted by a P-channel MOSFET 530 and an N channel MOSFET 526. A differential amplifier stage of similar form to that of the amplifier illustrated in Figure 9 is constituted by the P-channel MOSFETS 528, 543 and the N-channel MOSFET 542. The MOSFETS 528, 543 are entirely identical with one another both in terms of characteristics and size. Likewise the MOSFETS 532 and 533 are identical, forming a so-called mirror pair. Input terminals to the amplifier are applied to the gate electrodes of the

MOSFETS 528, 543 and are indicated 529 and 544 respectively.

The output stage of the amplifier is constituted by an N-channel MOSFET 545 and a P-channel MOSFET 536. This output stage performs level shifting on the output voltage. The output terminal is indicated 537.

Clock input terminals 547, 548 are connected to the gate electrodes of the MOSFETS 531, 534. These latter are pull-up transistors for ensuring that the potential of the nodal points 546, 545 are high when a signal of low level is input to each clock signal input terminal 547, 548. Similarly, there are provided pull-down transistors (the N-channel MOSFETS 526, 541) for ensuring the potential of each of the nodal points 525 and 537 is low when the signal of high level is input to each of two further clock input signal terminals 524, 538.

The operational amplifier 523 shown in Figure 23 is similar in construction to that illustrated in Figure 24, but does not incorporate the MOSFETS 531, 534, 526 and 541. The circuit of operational amplifier 392 is illustrated in Figure 25. This is substantially the same as the amplifier illustrated in Figure 24, with the exception that the mirror pair MOSFETS 528, 543 are replaced by MOSFETS 549, 550. MOSFET 549 has a threshold voltage which is higher than the threshold voltage of MOSFET 550 by the offset voltage V_{st} . The difference in threshold voltage between the pair of MOSFETS 549, 550 can be achieved by doping the appropriate channel with ions of a transfer type opposite that of the substrate of that channel, or by using different material for the gates of the pair of MOSFETS. Alternatively, polycrystalline silicon of opposite transfer types can be used for the gates of the pair of MOSFETS. The offset voltage V_{st} is extremely stable against temperature variation and is suitable as the standard voltage of a voltage regulator.

The clock inputs of the operational amplifiers 385, 392 of Figure 23 are indicated by the reference numerals 386, 391. A suitable construction for the analogue gate 396 forming part of the sample and hold circuit is shown in Figure 27. This circuit incorporates a transmission gate 701, an inverter 702 looped across the transmission gate 701. The inverter and transmission gate are both controlled by a clock input applied to a clock signal input terminal 705. Whereby to control transmission through the transmission gate 701 from an input terminal 703 to an output terminal 704. Alternatively, a mono-channel gate or the like could be used as an analogue switch. A clock signal suitable for application to the clock input terminals of the operational amplifiers and the analogue switch of the circuit of Figure 23 is shown in Figure 28. In this Figure H indicates the "high" level and L indicates the "low" level. The clock signal c_1 represented in Figure 28 is applied to the terminals 547, 548 of the amplifier illustrated in Figure 24 and the amplifier illustrated in Figure 25. The inverse signal $\bar{c}_1$ is applied to the clock input signals 524 and 538 of

the circuit of Figure 24 and the circuit of Figure 25 whilst the clock signal c_2 , which follows the clock signal c_1 but consists of narrower pulses, is applied to the terminal 705 of the analogue switch illustrated in Figure 27. This corresponds to the terminal 395 in Figure 23. By making the pulses in the clock signal c_2 narrower than those in c_1 and $\bar{c}_1$ ensures that the transient response of the operational amplifiers is avoided when the sample and hold circuit comprising the analogue switch 396 and capacitor 397 is operated.

An alternative embodiment, which is basically similar to the embodiment of Figure 23, is illustrated in Figure 26. In the embodiment of Figure 23 the NPN transistor 388, which is connected with its collector and base together as a PN junction diode, acts as the temperature dependent element of the circuit. In the circuit of Figure 26, on the other hand, the temperature dependent element is formed by integrated circuit resistors as will be described below. Those parts of the circuit of Figure 26 which are identical with or perform the same function as corresponding components in the circuit of Figure 23 have been identified with the same reference numerals. The components which differ are the P-channel MOSFETS 623, 624 connected respectively to pairs of integrated circuit resistors 625, 626 and 627, 628. These integrated circuit resistors constitute the temperature-dependant components of the circuit of Figure 26. These resistors should satisfy the following conditions: the resistors 625, 627 should have the same temperature coefficient α , and this should be significantly greater than the temperature coefficient β of the resistor 628.

The operational amplifier 385 is largely similar to the operational amplifier 385 of Figure 23, but differs from this in having a P-channel field effect transistor connected between output terminal 537 and supply terminal 535 as a pull-up transistor instead of the pull-down transistor 541 illustrated in Figure 25. Likewise clock signal c_1 shown in Figure 28 should be supplied to the gate. Finally, the threshold voltage of the MOSFET 550 should be higher than that of the MOSFET 549 by the offset voltage V_{st} (rather than the opposite condition which is that of the amplifier circuit illustrated in Figure 25). In all other respects the voltage regulator circuit illustrated in Figure 26 is the same as that shown in Figure 23.

The effect of the clock input signal illustrated in Figure 28 is to activate the operational amplifiers for only part of a given time period in a cyclic manner. The output voltage is sampled and held in the manner illustrated. This enables the voltage regulator to have an extremely low power consumption whilst nevertheless providing the variation in output voltage required to provide compensation of the temperature dependence of the operating characteristics of a liquid crystal display. In all the embodiments described the voltage regulator in accordance with this invention can be formed monolithically in the

same integrated circuit chip used for a time-piece, an electric calculator or the like.

Claims

1. A voltage regulator circuit for a liquid crystal display, in which the output voltage (V_o) is arranged to vary in dependence on the temperature experienced by a temperature sensitive element (305; 323; 324; 362), characterised in that the output voltage (V_o) is arranged to be stabilised by means of an MOS operational amplifier (301; 322, 348; 352) having or being supplied with a constant input offset voltage (V_{st}) determined by the difference between the threshold voltages of insulated gate type field effect transistors and a series arrangement of the temperature sensitive element (305; 323, 324; 362), a resistor (306; 327; 353) and a current source (303; 328; 360), the current flowing in the series arrangement, in use, being regulated by the MOS operational amplifier (301; 322, 348; 352) whose output is connected to control the current source (303; 328; 360) and whose inputs are connected across the resistor (306; 327; 353) or across the temperature sensitive element (305; 323, 324; 362).

2. A voltage regulator circuit as claimed in claim 1, characterised in that the temperature sensitive element (305; 323, 324) of the circuit is constituted by a PN junction diode formed in a MOS integrated circuit and adapted to be operated in its forward bias condition whereby to provide the temperature dependent variation in the output voltage of the circuit.

3. A voltage regulator circuit as claimed in claim 2, characterised in that the PN junction diode (305; 323, 324) is formed on an integrated circuit substrate and one of the terminals of the diode is adapted to be connected to a power supply voltage (311, 330).

4. A voltage regulator as claimed in claim 2 or claim 3, characterised in that the PN junction diode is provided by an NPN transistor (305) the base and collector of which are directly connected.

5. A voltage regulator circuit as claimed in any preceding claim, characterised in that the said integrated circuit further includes means (321; 325; 329; 364) for adjusting the temperature-dependent gradient in the variation of the output voltage (V_o).

6. A voltage regulator circuit as claimed in any preceding claim characterised in that the said integrated circuit further includes means (322; 370) for adjusting the level of the output voltage (V_o) from the circuit independently of the temperature gradient.

7. A voltage regulator circuit as claimed in claim 5 or 6, characterised in that the said adjusting means (321; 325; 329; 364) include analogue switches (421—424; 451—454) selectively operable by a non-volatile memory device (461, 462), to selectively connect in circuit one or more resistors (401—404; 431—434).

8. A voltage regulator circuit as claimed in any of claims 5 to 7, characterised in that the said adjusting means includes a plurality of integrated circuit resistors (401—404; 431—434; 340).

9. A voltage regulator circuit as claimed in claim 8, characterised in that at least one of the integrated circuit resistors (340) is adjustable by trimming using a laser.

10. A voltage regulator circuit as claimed in any preceding claim, characterised in that the insulated gate type field effect transistors (514—515) determining the constant input offset voltage (V_{st}) are part of the operational amplifier (301).

11. A voltage regulator as claimed in any of claims 1 to 9, in which the operational amplifier has an extremely small input offset voltage and one of its inputs is connected to one side of the resistor or the temperature sensitive element via a standard voltage source supplying the constant offset voltage (V_{st}) to the operational amplifier.

12. A voltage regulator circuit as claimed in any of claims 2 to 11, characterised in that the said PN junction diode or diodes (323, 324) is or are formed as thin film diodes.

13. A voltage regulator circuit as claimed in any preceding claim, characterised in that there are provided at least two temperature sensitive elements (353, 362, 364, 366; 625, 626, 627, 628) having different temperature coefficients.

14. A voltage regulator circuit as claimed in claim 13, characterised in that the temperature sensitive elements are integrated circuit resistors (353, 362, 364, 366; 625, 626, 627, 628) at least one of which is adjustable.

15. A voltage regulator circuit as claimed in claim 14, characterised in that the integrated circuit resistors (353, 362, 364, 366; 625, 626, 627, 628) constituting the temperature sensitive elements of the circuit are formed as diffusion resistors, ion implanted resistors or as thin film resistors of polycrystalline silicon.

16. A voltage regulator circuit as claimed in any preceding claim, characterised in that the activity of at least one operational amplifier (385, 392) is controllable by a clock signal (C_1 , $\bar{C}_1$) whereby the operational amplifier (385, 392) is cyclically switched on and off, a sample and hold circuit (396, 397) being provided to sample and hold the output signal generated by the amplifier (385, 392) to provide the voltage regulator circuit output signal.

17. A voltage regulator circuit as claimed in claim 16, characterised in that the sample and hold circuit includes an analogue switch (396) and a capacitor (397), the switching of the analogue switch being controlled by the same clock signal (C_1) as that which controls the said at least one operational amplifier (385, 392); or a second clock signal (C_2) in phase therewith.

18. A voltage regulator circuit as claimed in claim 17, characterised in that the second clock signal (C_2) comprises a train of pulses in phase with but each of shorter duration than the pulses of the clock signal (C_1) which controls the said at least one operational amplifier (385, 392).

same integrated circuit chip used for a time-piece, an electric calculator or the like.

Claims

1. A voltage regulator circuit for a liquid crystal display, in which the output voltage (V_o) is arranged to vary in dependence on the temperature experienced by a temperature sensitive element (305; 323; 324; 362), characterised in that the output voltage (V_o) is arranged to be stabilised by means of an MOS operational amplifier (301; 322, 348; 352) having or being supplied with a constant input offset voltage (V_{st}) determined by the difference between the threshold voltages of insulated gate type field effect transistors and a series arrangement of the temperature sensitive element (305; 323, 324; 362), a resistor (306; 327; 353) and a current source (303; 328; 360), the current flowing in the series arrangement, in use, being regulated by the MOS operational amplifier (301; 322, 348; 352) whose output is connected to control the current source (303; 328; 360) and whose inputs are connected across the resistor (306; 327; 353) or across the temperature sensitive element (305; 323, 324; 362).

2. A voltage regulator circuit as claimed in claim 1, characterised in that the temperature sensitive element (305; 323, 324) of the circuit is constituted by a PN junction diode formed in a MOS integrated circuit and adapted to be operated in its forward bias condition whereby to provide the temperature dependent variation in the output voltage of the circuit.

3. A voltage regulator circuit as claimed in claim 2, characterised in that the PN junction diode (305; 323, 324) is formed on an integrated circuit substrate and one of the terminals of the diode is adapted to be connected to a power supply voltage (311, 330).

4. A voltage regulator as claimed in claim 2 or claim 3, characterised in that the PN junction diode is provided by an NPN transistor (305) the base and collector of which are directly connected.

5. A voltage regulator circuit as claimed in any preceding claim, characterised in that the said integrated circuit further includes means (321; 325; 329; 364) for adjusting the temperature-dependent gradient in the variation of the output voltage (V_o).

6. A voltage regulator circuit as claimed in any preceding claim characterised in that the said integrated circuit further includes means (322; 370) for adjusting the level of the output voltage (V_o) from the circuit independently of the temperature gradient.

7. A voltage regulator circuit as claimed in claim 5 or 6, characterised in that the said adjusting means (321; 325; 329; 364) include analogue switches (421—424; 451—454) selectively operable by a non-volatile memory device (461, 462), to selectively connect in circuit one or more resistors (401—404; 431—434).

8. A voltage regulator circuit as claimed in any of claims 5 to 7, characterised in that the said adjusting means includes a plurality of integrated circuit resistors (401—404; 431—434; 340).

9. A voltage regulator circuit as claimed in claim 8, characterised in that at least one of the integrated circuit resistors (340) is adjustable by trimming using a laser.

10. A voltage regulator circuit as claimed in any preceding claim, characterised in that the insulated gate type field effect transistors (514—515) determining the constant input offset voltage (V_{st}) are part of the operational amplifier (301).

11. A voltage regulator as claimed in any of claims 1 to 9, in which the operational amplifier has an extremely small input offset voltage and one of its inputs is connected to one side of the resistor or the temperature sensitive element via a standard voltage source supplying the constant offset voltage (V_{st}) to the operational amplifier.

12. A voltage regulator circuit as claimed in any of claims 2 to 11, characterised in that the said PN junction diode or diodes (323, 324) is or are formed as thin film diodes.

13. A voltage regulator circuit as claimed in any preceding claim, characterised in that there are provided at least two temperature sensitive elements (353, 362, 364, 366; 625, 626, 627, 628) having different temperature coefficients.

14. A voltage regulator circuit as claimed in claim 13, characterised in that the temperature sensitive elements are integrated circuit resistors (353, 362, 364, 366; 625, 626, 627, 628) at least one of which is adjustable.

15. A voltage regulator circuit as claimed in claim 14, characterised in that the integrated circuit resistors (353, 362, 364, 366; 625, 626, 627, 628) constituting the temperature sensitive elements of the circuit are formed as diffusion resistors, ion implanted resistors or as thin film resistors of polycrystalline silicon.

16. A voltage regulator circuit as claimed in any preceding claim, characterised in that the activity of at least one operational amplifier (385, 392) is controllable by a clock signal (C_1 , $\bar{C}_1$) whereby the operational amplifier (385, 392) is cyclically switched on and off, a sample and hold circuit (396, 397) being provided to sample and hold the output signal generated by the amplifier (385, 392) to provide the voltage regulator circuit output signal.

17. A voltage regulator circuit as claimed in claim 16, characterised in that the sample and hold circuit includes an analogue switch (396) and a capacitor (397), the switching of the analogue switch being controlled by the same clock signal (C_1) as that which controls the said at least one operational amplifier (385, 392); or a second clock signal (C_2) in phase therewith.

18. A voltage regulator circuit as claimed in claim 17, characterised in that the second clock signal (C_2) comprises a train of pulses in phase with but each of shorter duration than the pulses of the clock signal (C_1) which controls the said at least one operational amplifier (385, 392).



Patentansprüche

1. Spannungsreglerschaltung für eine Flüssigkristallanzeige, bei der die Ausgangsspannung (V_o) so eingerichtet ist, daß sie sich in Abhängigkeit von der von einem temperaturempfindlichen Element (305; 323; 324; 362) erfahrenen Temperatur ändert, dadurch gekennzeichnet, daß die Ausgangsspannung (V_o) so eingerichtet ist, daß sie mittels eines MOS-Operationsverstärkers (301; 322; 348; 352) stabilisiert ist, der eine konstante Eingangsoffsetspannung (V_{os}) besitzt oder mit dieser gespeist ist, die durch die Differenz zwischen den Schwellenspannungen von Feldeffekttransistoren vom Isolierschichttyp und einer Reihenanordnung aus dem temperaturempfindlichen Element (305; 323; 324; 362), einem Widerstand (306; 327; 353) und einer Stromquelle (303; 328; 360) bestimmt ist, wobei im Gebrauch der in dieser Reihenanordnung fließende Strom durch den MOS-Operationsverstärker (301; 322; 348; 352) geregelt ist, dessen Ausgang angeschlossen ist, um die Stromquelle (303; 328; 360) zu steuern, und dessen Eingänge über den Widerstand (306; 327; 353) oder über das temperaturempfindliche Element (305; 323; 324; 362) angeschlossen sind.

2. Spannungsreglerschaltung nach Anspruch 1, dadurch gekennzeichnet, daß das temperaturempfindliche Element (305; 323; 324) der Schaltung durch eine PN-Flächendiode gebildet ist, die in einer MOS-integrierten Schaltung ausgebildet ist und in ihrem Vorwärtsrichtungszustand betreibbar ist, um hierdurch die temperaturabhängige Veränderung in der Ausgangsspannung der Schaltung vorzusehen.

3. Spannungsreglerschaltung nach Anspruch 2, dadurch gekennzeichnet, daß die PN-Flächendiode (305; 323; 324) auf einem integrierten Schaltungssubstrat ausgebildet ist und einer der Anschlüsse der Diode an eine Speisespannung (311, 330) anschließbar ist.

4. Spannungsregler nach Anspruch 2 oder Anspruch 3, dadurch gekennzeichnet, daß die PN-Flächendiode durch einen NPN-Transistor (305) vorgesehen ist, dessen Basis und Kollektor direkt angeschlossen sind.

5. Spannungsreglerschaltung nach einem beliebigen vorhergehenden Anspruch, dadurch gekennzeichnet, daß die integrierte Schaltung des weiteren Einrichtungen (321; 325; 329; 364) zum Einstellen des temperaturabhängigen Gradienten in der Veränderung der Ausgangsspannung (V_o) umfaßt.

6. Spannungsreglerschaltung nach einem beliebigen vorhergehenden Anspruch, dadurch gekennzeichnet, daß die integrierte Schaltung des weiteren Einrichtungen (322; 370) zum Einstellen des Pegels der Ausgangsspannung (V_o) aus der Schaltung unabhängig vom Temperaturgradienten umfaßt.

7. Spannungsreglerschaltung nach Anspruch 5 oder 6, dadurch gekennzeichnet, daß die Einstelleinrichtungen (321; 325; 329; 364) Analogschalter (421—424; 451—454) umfassen, die

durch eine Permanent Speichervorrichtung (461, 462) selektiv betätigbar sind, um in der Schaltung einen oder mehrere Widerstände (401—404; 431—434) selektiv anzuschließen.

8. Spannungsreglerschaltung nach einem beliebigen der Ansprüche 5 bis 7, dadurch gekennzeichnet, daß die Einstelleinrichtung eine Anzahl integrierter Schaltungswiderstände (401—404; 431—434; 340) umfaßt.

9. Spannungsreglerschaltung nach Anspruch 8, dadurch gekennzeichnet, daß zumindest einer der integrierten Schaltungswiderstände (340) durch Trimmen unter Verwendung eines Lasers einstellbar ist.

10. Spannungsreglerschaltung nach einem beliebigen vorhergehenden Anspruch, dadurch gekennzeichnet, daß die die Eingangsoffsetspannung (V_{os}) bestimmenden Feldeffekttransistoren (514—515) vom Isolierschichttyp Teile des Operationsverstärkers (301) sind.

11. Spannungsregler nach einem beliebigen der Ansprüche 1 bis 9, bei dem der Operationsverstärker eine extrem kleine Eingangsoffsetspannung besitzt und einer seiner Eingänge mit einer Seite des Widerstands oder des temperaturempfindlichen Elements über eine Standardspannungsquelle angeschlossen ist, die dem Operationsverstärker die konstante Offsetspannung (V_{os}) liefert.

12. Spannungsreglerschaltung nach einem beliebigen der Ansprüche 2 bis 11, dadurch gekennzeichnet, daß die PN-Flächendiode oder -dioden (323, 324) als Dünnschichtdioden ausgebildet ist oder sind.

13. Spannungsreglerschaltung nach einem beliebigen vorhergehenden Anspruch, dadurch gekennzeichnet, daß zumindest zwei temperaturempfindliche Elemente (353, 362, 364, 366; 625, 626, 627, 628) vorgesehen sind, die unterschiedliche Temperaturkoeffizienten besitzen.

14. Spannungsreglerschaltung nach Anspruch 13, dadurch gekennzeichnet, daß die temperaturempfindlichen Elemente integrierte Schaltungswiderstände (353, 362, 364, 366; 625, 626, 627, 628) sind, von denen zumindest einer einstellbar ist.

15. Spannungsreglerschaltung nach Anspruch 14, dadurch gekennzeichnet, daß die die temperaturempfindlichen Elemente der Schaltung bildenden integrierten Schaltungswiderstände (353, 362, 364, 366; 625, 626, 627, 628) als Diffusionswiderstände, ionenimplantierte Widerstände oder als Dünnschichtwiderstände von polykristallinem Silicium ausgebildet sind.

16. Spannungsreglerschaltung nach einem beliebigen vorhergehenden Anspruch, dadurch gekennzeichnet, daß Aktivität zumindest eines Operationsverstärkers (385, 392) durch ein Taktsignal (C_1 , $\bar{C}_1$) steuerbar ist, wodurch der Operationsverstärker (385, 392) zyklisch ein- und ausgeschaltet wird, wobei ein Abtast- und Haltestromkreis (396, 397) vorgesehen ist, um das durch den Verstärker (385, 392) erzeugte Ausgangssignal abzutasten und zu halten, um das Spannungsreglerschaltungs-Ausgangssignal zu liefern.



17. Spannungsreglerschaltung nach Anspruch 16, dadurch gekennzeichnet, daß der Abtast- und Haltestromkreis einen Analogschalter (396) und einen Kondensator (397) umfaßt, wobei das Schalten des Analogschalters durch dasselbe Taktsignal (C_1) wie dasjenige, das den zumindest einen Operationsverstärker (385, 392) steuert, oder ein zweites Taktsignal (C_2) in Phase mit ihm gesteuert ist.

18. Spannungsreglerschaltung nach Anspruch 17, dadurch gekennzeichnet, daß das zweite Taktsignal (C_2) einen Zug von Impulsen umfaßt, die in Phase mit, aber jeweils von kürzerer Dauer als die Impulse des Taktsignals (C_1) sind, das den zumindest einen Operationsverstärker (385, 392) steuert.

Revendications

1. Circuit régulateur de tension pour un affichage à cristaux liquides, dans lequel la tension de sortie (V_o) varie en fonction de la température subie par un élément sensible à la température (305; 323; 324; 362), caractérisé en ce que la tension de sortie (V_o) est stabilisée au moyen d'un amplificateur opérationnel MOS (301; 322, 348; 352) comprenant ou recevant une tension de décalage d'entrée constante (V_{st}) déterminée par la différence entre les tensions seuil de transistors à effet de champ du type à grille isolée et une combinaison en série de l'élément sensible à la température (305; 323, 324; 362), d'une résistance (306; 327; 353) et d'une source de courant (303; 328; 360), le courant qui circule dans la combinaison en série étant régulé en utilisation par l'amplificateur opérationnel MOS (301; 322, 348; 352) dont la sortie est connectée pour commander la source de courant (303; 328; 360) et dont les entrées sont connectées aux bornes de la résistance (306; 327; 353) ou aux bornes de l'élément sensible à la température (305; 323, 324; 362).

2. Circuit régulateur de tension selon la revendication 1, caractérisé en ce que l'élément sensible à la température (305; 323, 324) du circuit est constitué par une diode à jonction PN formée dans un circuit intégré MOS et agencée pour être alimentée dans sa condition de polarisation directe de manière à produire la variation dépendant de la température de la tension de sortie du circuit.

3. Circuit régulateur de tension selon la revendication 2, caractérisé en ce que la diode à jonction PN (305; 323, 324) est formée sur un substrat de circuit intégré et l'une des bornes de la diode étant destinée à être connectée à une tension d'alimentation (311, 33).

4. Régulateur de tension selon la revendication 2 ou la revendication 3, caractérisé en ce que la diode à jonction PN est formée par un transistor NPN (305) dont la base et le collecteur sont connectés directement.

5. Circuit régulateur de tension selon l'une quelconque des revendications précédentes, caractérisé en ce que ledit circuit intégré

comporte en outre un dispositif (321; 325; 329; 364) pour régler le gradient de dépendance à la température dans la variation de la tension de sortie (V_o).

6. Circuit régulateur de tension selon l'une quelconque des revendications précédentes, caractérisé en ce que ledit circuit intégré comporte en outre un dispositif (322; 370) pour régler le niveau de la tension de sortie (V_o) du circuit, indépendamment du gradient de température.

7. Circuit régulateur de tension selon la revendication 5 ou 6, caractérisé en ce que ledit dispositif de réglage (321; 325; 329; 364) comporte des commutateurs analogiques (421—424; 451—454) commandés sélectivement par un dispositif à mémoire rémanente (461, 462) pour connecter sélectivement en circuit une ou plusieurs résistances (401—404; 431—434).

8. Circuit régulateur de tension selon l'une quelconque des revendications 5 à 7, caractérisé en ce que ledit dispositif de réglage comporte plusieurs résistances en circuits intégrés (401—404; 431—434; 340).

9. Circuit régulateur de tension selon la revendication 8, caractérisé en ce que l'une au moins des résistances en circuits intégrés (340) est réglable par attaque utilisant un laser.

10. Circuit régulateur de tension selon l'une quelconque des revendications précédentes, caractérisé en ce que les transistors à effet de champ du type à grille isolée (514, 515) déterminant la tension de décalage d'entrée (V_{st}) font partie de l'amplificateur opérationnel (301).

11. Régulateur de tension selon l'une quelconque des revendications 1 à 9, dans lequel l'amplificateur opérationnel a une tension de décalage d'entrée extrêmement faible, l'une de ses entrées étant connectée à un côté de la résistance ou de l'élément sensible à la température par l'intermédiaire d'une source de tension standard fournissant la tension de décalage constante (V_{st}) à l'amplificateur opérationnel.

12. Circuit régulateur de tension selon l'une quelconque des revendications 2 à 11, caractérisé en ce que ladite diode ou lesdites diodes à jonction PN (323, 324) est ou sont formées comme des diodes en pellicule mince.

13. Circuit régulateur de tension selon l'une quelconque des revendications précédentes, caractérisé en ce qu'il comporte au moins deux éléments sensibles à la température (353, 362, 364, 366; 625, 626, 627, 628) ayant des coefficients différents de température.

14. Circuit régulateur de tension selon la revendication 13, caractérisé en ce que les éléments sensibles à la température sont des résistances en circuits intégrés (353, 362, 364, 366; 625, 626, 627, 628) dont l'une au moins est réglable.

15. Circuit régulateur de tension selon la revendication 14, caractérisé en ce que les résistances en circuits intégrés (353, 362, 364, 366; 625, 626, 627, 628) constituant les éléments sensibles à la température du circuit sont formées comme des résistances à diffusion, des résistances



implantées d'ions ou des résistances à pellicule mince en silicium polycristallin.

16. Circuit régulateur de tension selon l'une quelconque des revendications précédentes, caractérisé en ce que l'activité d'au moins un amplificateur opérationnel (385, 392) peut être commandée par un signal d'horloge (C_1 , $\overline{C}_1$) de manière que l'amplificateur opérationnel (385, 392) soit cycliquement connecté et déconnecté, un circuit d'échantillonnage et maintien (396, 397) étant prévu pour d'échantillonner et maintenir le signal de sortie produit par l'amplificateur (385, 392) pour produire le signal de sortie du circuit régulateur de tension.

17. Circuit régulateur de tension selon la revendication, caractérisé en ce que le circuit

d'échantillonnage et maintien comporte un commutateur analogique (396) et un condensateur (397), la commutation du commutateur analogique étant commandée par le même signal d'horloge (C_1) que celui qui commande ledit au moins un amplificateur opérationnel (385, 392) ou par un second signal d'horloge (C_2) en phase avec lui.

18. Circuit régulateur de tension selon la revendication 17, caractérisé en ce que le second signal d'horloge (C_2) consiste en un train d'impulsions en phase mais de plus courte durée que les impulsions du signal d'horloge (C_1) qui commande ledit au moins un amplificateur opérationnel (385, 392).

20

25

30

35

40

45

50

55

60

65

14



* C L M S *