(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization
International Bureau

(43) International Publication Date
21 June 2001 (21.06.2001)

PCT

(10) International Publication Number
WO 01/045258 A3

(51) International Patent Classification[7]: G06F 17/50

(21) International Application Number: PCT/US00/41889

(22) International Filing Date:
2 November 2000 (02.11.2000)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
09/460,069 14 December 1999 (14.12.1999) US

(71) Applicant: **ATMEL CORPORATION** [US/US]; 2325 Orchard Parkway, San Jose, CA 95131 (US).

(72) Inventors: **MCCONNELL, David, A.**; 3208 Fiji Lane, Alameda, CA 94502 (US). **DASARI, Ajithkumar, V.**; 100 Buckingham Drive #236, Santa Clara, CA 95051 (US). **MASON, Martin, T.**; 2249 Cherrystone Drive, San Jose, CA 95128 (US).

(74) Agent: **SCHNECK, Thomas**; Law Offices of Thomas Schneck, P.O. Box 2-E, San Jose, CA 95109-0005 (US).

(81) Designated States *(national)*: CA, CN, JP, KR, NO, SG.


(84) Designated States *(regional)*: European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR).

Published:
— *with international search report*
— *before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments*

(88) Date of publication of the international search report:
15 August 2002

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: METHOD FOR IMPLEMENTING A PHYSICAL DESIGN FOR A DYNAMICALLY RECONFIGURABLE LOGIC CIRCUIT



(57) Abstract: A method for implementing the physical design for a dynamically reconfigurable logic circuit. The method is carried out using software that forms a physical design flow to take a design specification from a schematic or high-level description language (HDL) through to FPGA configuration bitstream files. The method involves reading a design netlist (160) that was entered, the design netlist (160) including a set of static macros (140) and a set of reconfigurable macro contexts (150). Then, each of the reconfigurable macros (150) are compiled and an initial device context is placed and routed. The device context is updated by arbitrarily selecting a context for each reconfigurable macro, placing and routing the updated device context and repeating the steps of updating, placing and routing until all of the reconfigurable macro contexts have been placed and routed. Then, after the compilation process is complete, full, partial, and incremental bitstream files are generated.

WO 01/045258 A3