WO 03/060960 *166166* PCT/EP02/14911

G00002

HIGH DENSITY AREA ARRAY SOLDER MICROJOINING INTERCONNECT STRUCTURE AND FABRICATION METHOD

FIELD OF THE INVENTION

This invention pertains to the field of microelectronics, and more particularly to the field of fabricating and interconnecting extremely small semiconductor devices, commonly referred to as "chips."

BACKGROUND OF THE INVENTION

Increased levels of integration in the silicon transistor technology over the last two decades have facilitated the migration from large scale integrated (LSI) to very large scale integrated (VLSI) and now to ultra-large scale integrated (ULSI) circuits for use in silicon chips for computing, communication and micro controller applications. Optimum utilization of these highly integrated silicon chips requires a more space efficient packaging with supporting devices such as memory chips. Further, with the advent of mobile communication devices, hand held organizers and computing devices, there has also been a push to integrate such varied functions into a single compact system. This in turn has led to the push in the microelectronics industry towards system-on-a-chip (SOC) approach.

Simply stated, the SOC approach attempts to integrate as many of these different device functionalities on the same silicon chip so that a single large chip can provide a variety of functions to the end user. Although conceptually very

attractive, such an approach is practically daunting due to several reasons. First, the materials, fabrication processes and feature sizes optimum for the different microelectronic devices (such as memory chips, logic chips, wireless communication chips, etc.) are quite different from each other. Combining them all onto the same chip implies making compromises that can limit the performance achievable in each of the device blocks in the SOC. Second, integration of a large number of functional blocks requires a large chip size with many levels of wiring constructed on the chip. Both these factors tend to reduce the yield and increase the cost per chip, which is undesirable. Third, one has to design and build every unique combination of functions (e.g., memory and microprocessor, wireless communication and microprocessor, etc.) leading to a large variety of chip part numbers and product mix that is not conducive to low cost manufacturing. Last, the expertise required for combining a diverse set of materials, process and integration schemes on a single SOC is often not available in a single enterprise as these are currently part of different microelectronic businesses.

An attractive alternative to SOC is system-on-a-package or SOP wherein a number of chips, each optimized for its unique function and perhaps manufactured in different factories specially tailored to produce the specific chips, are combined on a first level packaging carrier that interconnects them and allows the resulting package to function as a single system. The level of interconnection and input-output- (I/O) density required in such a package is expected to be far greater than those currently available in printed circuit board or multilayer ceramic technologies. Since this SOP carrier with chips assembled on it is expected to replace an SOC, it is reasonable to expect that the interconnect and I/O densities should be somewhere between those used in the far back end of the line (FBEOL) interconnect levels on chips (typically wiring and vias on

500nm to 1000nm pitch) and the most aggressive packaging substrates (typically vias and wiring on 10,000 to 20,000nm pitch). Extension of the FBEOL processes at the required wiring size and pitch for the SOP carrier is feasible if the carrier itself is made of silicon. In addition, however, the carrier would be required to support a high I/O density in order to interconnect the various device chips mounted on it. Greater the granularity of the system, that is, finer the division of the system into sub-units or chips, greater will be the number of I/Os required. It is expected that such I/O densities will necessitate bonding pads that are on the order of 5 to 10μm size and spaces which are presently outside the realm of possibility of typical packaging I/O pads which are at least 10 to 20 times coarser in size and spacing.

It is therefore highly desirable to enable a microjoining structure to interconnect several chips on to a system-on-a-package carrier to achieve significantly higher input/output density between the chips as compared to the current state-of-the-art.

Accordingly, a primary object of the present invention is to make possible ultra high density of interconnections facilitating the use in ultra large scale integrated circuit chips (logic, microprocessor, memory, network switching). Current flip chip solder technology can achieve only about 75mm pads on 150μm centers. Our method is capable of aerial densities up to 1000 times or more this level. This is made possible by the unique process flow that does not require any special lithographic steps in the fabrication of the contact pads and uses the fine features in these device chips at the back end of the line (BEOL) interconnection level.

SUMMARY OF THE INVENTION

A structure is proposed, comprising a fine pitch (down to about 2.5μm pads on 5μm centers) array of interconnects between a device component (semiconductor chip, optical device such as a laser, discrete or integrated passive components, and the like) also referred to as a chiplet; and a carrier that houses one or many of these components. The carrier can be a silicon, ceramic or organic substrate but most preferably made of silicon to achieve the highest interconnection density. The joining metallurgy on the device side comprises an adhesion layer, solder reaction barrier layer and a fusible solder joint ball. On the carrier side the matching contact pads are intentionally made larger than the ones on the device side and comprise an adhesion layer, solder reaction barrier layer and a noble metal protection/solder wetting layer. Alternately, the said larger contact pads can be part of the top level of the device and the fusible solder bearing structure integrated on the carrier if so desired.

The foregoing and still further objects and advantages of the present invention will be more apparent from the following detailed explanation of the preferred embodiments of the invention in connection with the accompanying drawing.

BRIEF DESCRIPTION OF DRAWINGS

Figure 1 is a sectional view of a device chiplet after the deposition of TaN-Ta, Cu, Ni, and joining metal.

Figure 2 is a sectional view of the carrier wafer after the deposition of TaN-Ta, Cu, Ni, and noble metal.

Figure 3 is a sectional view of the completed carrier (top) ready for joining to the completed device chiplet (bottom).

DESCRIPTION OF PREFERRED EMBODIMENT

Referring now to the Figures of the Drawing, the details of the preferred method for fabricating and assembling the interconnections are now described, first, with respect to a device chiplet 10:

Chiplet Process:

Referring now to the Figures of the drawing, the chiplet process begins with fabricating the silicon device chiplet wafer 12 through the semiconductor device and bottom wiring layers 13 and the top metal wiring level 14, application of the final passivation dielectric stack 16, and the opening of the terminal pad vias (TV) 19. The TV via openings 19 can be as small as 2.5 microns in width and the passivation layer is about 1 micron or less in thickness. Then the following steps are carried out: Deposit by sputtering or other vacuum deposition methods a liner layer 15, which typically comprises about 40nm tantalum nitride (TaN) and 40nm Tantalum(Ta) and a seed layer 17, comprising about 100nm or more of vacuum deposited copper. Other liner materials that can be used include Ti, TiN, W, WN and Cr among others. The wafer is then subjected to chemical-mechanical polishing (CMP) so as to polish the copper from the top surface of the wafer stopping on the Ta surface. This results in a structure as shown in Figure 1 wherein the copper seed 17 is preserved only at the bottom and the side walls of the TV openings 19. Electroplate a barrier layer 20, which can be Ni, Co, Pt, Pd and the like of about 500nm thickness followed by a joining metal layer 22, which is a fusible solder such as 97% Pb 3% Sn alloy, Au-Sn alloys or other solders depending upon the application and solder hierarchy desired. Pb free solders based on Sn and its alloys are also possible for layer 22. The solder layer thickness can be chosen to be between 2 microns to 100 microns depending on the solder alloy and the application need. The

key feature to note is that layers 20 and 22 plate up only on the Cu present in the TV openings 19 and not on the liner layer 15 present on the top of the wafer. The liner layer 15 serves simply as an electrode to carry the plating current in the process. Layer 15 is subsequently removed by dry plasma or wet chemical etching from the chiplet top surface regions between the contact pads leaving behind a residual TaN Ta layer 15', only in the TV via bottom and side walls of the chiplet pad structure as shown in Figure 3 (bottom).

Carrier Process (for a Silicon Carrier):

This process provides the mating connection to the solder microjoints fabricated on the chiplets. The carrier wafers 30 are fabricated through the final interconnect wiring 34, deposition of final passivation stack 36 and the opening of TV vias 38. The TV vias on the carrier will be larger in dimension than the nominal dimension of the microjoint solder pads on the chiplet to ensure that the microjoints can be comfortably located into the carrier via receptacles.

The subsequent process flow for the carrier wafers has the following steps: Deposit by sputtering or other vacuum deposition methods a liner layer 39, which typically comprises about 40nm tantalum nitride (TaN) and 40nm Tantalum (Ta) and a seed layer 40, comprising about 100nm of vacuum deposited copper. The wafer is then subjected to chemical-mechanical polishing (CMP) so as to polish the copper from the top surface of the wafer stopping on the Ta surface. This results in a structure on the carrier as shown in Figure 2 wherein the copper seed 40, is preserved only at the bottom and the side walls of the TV openings 38. Electroplate a barrier layer 41, which can be Ni, Co, Pt, Pd and the like of about 500nm thickness followed by a noble metal layer 42, which is preferably gold in the thickness range of 100 to 1000nm. The key feature to note is that layers 41 and 42 plate up only on

the Cu present in the TV openings 38, and not on the liner layer present on the top surface of the carrier wafer. The liner layer 39, serves simply as an electrode to carry the plating current in the process. Layer 39 is subsequently removed by dry plasma or wet chemical etching from the top surface regions between the pads leaving behind a residual TaN Ta layer 39, only in the TV via bottom and side walls of the carrier pad structure as shown in Figure 3 (top). Other methods for applying the barrier layer 41 and noble metal layer 42 include electroless deposition. Electroless deposition of Ni, Co, Pd as well as noble metal Au is known in the art and can be used instead of electroplating. Electroless Au plating and immersion Au are particularly suitable if thin Au (about 80 to 120nm) is deemed sufficient. The resulting feature on the carrier is receptacle 44 for receiving microjoints fabricated on the chiplet.

Assembly Process (and the resulting final structure):

The assembly involves pick and place of the chiplets in a manner similar to the regular flip chip assembly (split optics and/or capacitance aligned) and subjected to reflow joining. A hydrogen reflow without flux may be preferred since the gap between the chiplet and the carrier may be too small for efficient flux cleaning.

It will now have become apparent that further key advantages of the disclosed invention over the prior art are as follows: The microjoining scheme allows area array mounting of very small devices such as lasers, microsensors, or actuators. These devices can be as small as 100µm x 100µm or less and are too small to be mounted with standard flip chip contacts. The use of PbSn solders allows reworkable connections for device chip replacement for upgrade or repair. The devices with these microjoining solder pads can be tested, burned in and sorted for known good devices using any

conventional temporary device attach structure. Thus, obtaining known good die is not an issue despite the fine pitch of the interconnects.

The invention having been thus described with particular reference to the preferred forms thereof, it will be obvious that various changes and modifications may be made therein without departing from the spirit and scope of the invention as defined in the appended claims.

CLAIMS

1. A microjoint interconnect structure comprising:

(a) a carrier (30) having an array of interconnects for connecting device components including : an insulating or semi-insulating substrate (32), a dielectric film (36) formed thereon exposing a wiring layer (34) through openings or vias (38), and microjoint receptacles in said openings comprising, from bottom to top, a liner layer (39), a seed layer (40), a barrier layer (41) and a noble metal layer (42), these layers lining the inner surface of said receptacles; and,

(b) a chip having microjoint pads on the device side, matching said microjoint receptacles on the carrier side;

characterized in that the barrier layer and the noble metal layer plate up only on the seed layer and not on the liner layer, so that the exposed portions of said layers in openings are substantially co-planar with the dielectric film surface;

2. The microjoint interconnect structure as defined in claim 1, wherein the liner layer material is selected from the group consisting of Ta, TaN, Ti, TiN, W, WN, Cr and combination thereof.

3. The microjoint interconnect structure as defined in claim 2, wherein the liner layer thickness is between 5nm and 120nm.

4. The microjoint interconnect structure as defined in claim 2, wherein the seed layer material is copper with thickness in the range 30 to 200nm.

5. The microjoint interconnect structure as defined in claim 2, wherein the barrier layer material is selected from the group consisting of Ni, Co, Pt, Pd and alloys or combinations thereof.

6. The microjoint interconnect structure as defined in claim 5 wherein the barrier layer thickness is between 100 and 1000nm.

7. The microjoint interconnect structure of any above claim wherein said openings or vias have larger dimensions than said chip pads.

8. A process for connecting a set of microjoint pads formed on a device chip to an array of microjoint receptacles formed on an interconnect carrier comprising the steps of:

providing a carrier structure (30) comprising: an insulating or semi-insulating substrate (32), a dielectric film (36) formed thereon exposing a wiring layer (34) through openings or vias (38);

successively depositing a liner layer (39) and a seed layer (40) onto the structure, for instance by sputtering;

chemical-mechanical polishing the structure so that the exposed portions of said layers in openings are substantially co-planar with the liner layer top surface;

successively depositing a barrier layer (41) and a noble metal layer (42) by electroplating, these layers lining the inner surface of said receptacles in said openings are substantially co-planar with the dielectric film surface;

providing a chip having microjoint pads including solder balls on the device side, matching said microjoint receptacles on the carrier side;

assembling the carrier structure and the chip to ensure that the microjoint pads are properly located into the microjoint receptacles; and,

subjecting the assembly to solder reflow to connect the microjoint pads to the microjoint receptacles to enable the interconnection between device chips mounted on the carrier.

9. The process of claim 8 wherein said openings or vias have larger dimensions than the microjoint pads of said chips.