

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
8 May 2008 (08.05.2008)

PCT

(10) International Publication Number
WO 2008/054330 A1

(51) International Patent Classification:
H04B 1/18 (2006.01) **H03D 7/16** (2006.01)

(74) Agent: **SCHIWECK, Wolfram**; Viering, Jentschura & Partner LLP, P.O. Box 1088, Rochor Post Office, Rochor Road, Singapore 911833 (SG).

(21) International Application Number:
PCT/SG2007/000366

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RS, RU, SC, SD, SE, SG, SK, SL, SM, SV, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(22) International Filing Date: 31 October 2007 (31.10.2007)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
60/863,732 31 October 2006 (31.10.2006) US

(71) Applicant (for all designated States except US):
AGENCY FOR SCIENCE, TECHNOLOGY AND RESEARCH [SG/SG]; 20 Biopolis Way #07-01, Centros, Singapore 138668 (SG).

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IS, IT, LT, LU, LV, MC, MT, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).


(72) Inventor; and

(75) Inventor/Applicant (for US only): **ZHAO, Wen Hu** [CN/SG]; c/o Institute of Microelectronics, 11 Science Park Road, Singapore Science Park II, Singapore 117685 (SG).

Published:

— with international search report

(54) Title: MIXER CIRCUIT AND MIXER CIRCUIT ARRANGEMENT



(57) Abstract: A mixer circuit is provided. The mixer circuit comprises: a voltage-to-current converter stage; a switching stage comprising a plurality of switches, the switching stage being coupled with the voltage-to-current converter stage to controlled passing electrical current from the voltage-to-current converter stage through the switches; and a frequency conversion stage coupled to the switching stage. A mixer circuit arrangement is also provided.

WO 2008/054330 A1