

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
7 August 2003 (07.08.2003)

PCT

(10) International Publication Number
WO 03/065778 A1

(51) International Patent Classification⁷: **H05K 1/18**, 3/46

(21) International Application Number: PCT/FI03/00064

(22) International Filing Date: 28 January 2003 (28.01.2003)

(25) Filing Language: Finnish

(26) Publication Language: English

(30) Priority Data:
20020190 31 January 2002 (31.01.2002) FI

(71) Applicant (for all designated States except US): **IMBERA ELECTRONICS OY** [FI/FI]; P.O. Box 74, FIN-02151 Espoo (FI).

(72) Inventor; and

(75) Inventor/Applicant (for US only): **TUOMINEN, Risto** [FI/FI]; Väinöläkatu 17 B 18, FIN-00610 Helsinki (FI).

(74) Agent: **SEPPO LAINE OY**; Itämerenkatu 3 B, FIN-00180 Helsinki (FI).


(81) Designated States (*national*): AE, AG, AL, AM, AT (utility model), AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ (utility model), CZ, DE (utility model), DE, DK (utility model), DK, DM, DZ, EC, EE (utility model), EE, ES, FI (utility model), FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, OM, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK (utility model), SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.

(84) Designated States (*regional*): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:
— with international search report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: METHOD FOR EMBEDDING A COMPONENT IN A BASE AND FORMING A CONTACT



(57) **Abstract:** This publication discloses a method, in which the semiconductor components forming part of an electronic circuit, or at least some of them, are embedded in a base, such as a circuit board, during the manufacture of the base. Thus, the base structure is more or less manufactured around the semiconductor component. According to the invention, first of all at least one conductive pattern and through holes for the semiconductor components are made in the base. After this, the semiconductor components are placed in the holes in alignment with the conductive pattern. The semiconductor components are attached to the structure of the base and one or more conductive pattern layers are made in the base in such a way that at least one conductive pattern forms an electrical contact with the contact areas of the surface of the semiconductor component.



WO 03/065778 A1