

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
2 October 2003 (02.10.2003)

PCT

(10) International Publication Number
WO 03/081962 A1

(51) International Patent Classification⁷: **H05B 39/04**,
41/38

(21) International Application Number: PCT/AU03/00366

(22) International Filing Date: 25 March 2003 (25.03.2003)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
PS 1312 25 March 2002 (25.03.2002) AU

(71) Applicant (for all designated States except US): **CLIP-SAL INTEGRATED SYSTEMS PTY LTD** [AU/AU]; 12 Park Terrace, Bowden S.A. 5007 (AU).

(72) Inventor; and

(75) Inventor/Applicant (for US only): **VANDERZON, James, Robert** [AU/AU]; 12 Park Terrace, Bowden S.A. 5007 (AU).

(74) Agent: **MADDERNS**; Level 1, 64 Hindmarsh Square, Adelaide, S.A. 5000 (AU).

(81) Designated States (*national*): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NI, NO, NZ, OM, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.


(84) Designated States (*regional*): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:

— with international search report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: DIMMER CIRCUIT WITH IMPROVED INDUCTIVE LOAD IMBALANCE PROTECTION



(57) Abstract: A protection circuit for protecting a dimmer circuit controlling an inductive load including an imbalance detector for detecting an asymmetrical operation in the load and circuit control means for causing the dimmer circuit to reduce a DC component in the load upon detection of the asymmetrical operation. A load imbalance detector is also disclosed having a load DC component detector, a comparator and a signal generating means for generating means for generating a circuit shut down signal if the DC component exceeds a pre-set DC threshold.

WO 03/081962 A1