

ABSTRACT

A memory system outputs read enable signals RE and /RE during a period of a standby time t_{WHR2} necessary for a process of output to a controller, and causes an output
5 circuit to output dummy data preset in signals DQS and /DQS.