



- (51) **International Patent Classification:**
G06F 12/0815 (2016.01)
- (21) **International Application Number:**
PCT/US2018/045131
- (22) **International Filing Date:**
03 August 2018 (03.08.2018)
- (25) **Filing Language:** English
- (26) **Publication Language:** English
- (30) **Priority Data:**
62/540,854 03 August 2017 (03.08.2017) US
- (71) **Applicant: NEXT SILICON, LTD.** [IL/IL]; 1 HaChasmonaim St., 6713308 Tel Aviv (IL).
- (71) **Applicant (for BZ only): M&B IP ANALYSTS, LLC** [US/US]; 500 Headquarters Plaza, Morristown, NJ 07960-7070 (US).
- (72) **Inventor: RAZ, Elad;** c/o Next Silicon, Ltd., 91 HaChasmonaim St., 6713308 Tel Aviv (IL).
- (74) **Agent: BEN-SHIMON, Michael;** M&B IP Analysts, LLC, 500 Headquarters Plaza, Morristown, NJ 07960-7070 (US).
- (81) **Designated States** (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DJ, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JO, JP, KE, KG, KH, KN, KP, KR, KW, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.
- (84) **Designated States** (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM,

(54) **Title:** RECONFIGURABLE CACHE ARCHITECTURE AND METHODS FOR CACHE COHERENCY




FIG. 2

(57) **Abstract:** A method for cache coherency in a reconfigurable cache architecture is provided. The method includes receiving a memory access command, wherein the memory access command includes at least an address of a memory to access; determining at least one access parameter based on the memory access command; and determining a target cache bin for serving the memory access command based in part on the at least one access parameter and the address.

[Continued on next page]

TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW,
KM, ML, MR, NE, SN, TD, TG).

Published:

- *with international search report (Art. 21(3))*
- *before the expiration of the time limit for amending the
claims and to be republished in the event of receipt of
amendments (Rule 48.2(h))*