(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization
International Bureau

(43) International Publication Date
8 March 2001 (08.03.2001)

PCT

(10) International Publication Number
WO 01/16777 A1

(51) International Patent Classification[7]: G06F 15/00

(21) International Application Number: PCT/US00/20797

(22) International Filing Date: 24 August 2000 (24.08.2000)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
09/384,691 27 August 1999 (27.08.1999) US

(71) Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATION [US/US]; New Orchard Road, Armonk, NY 10504 (US).

(72) Inventors: BASS, Brian, Mitchell; 4021 Old Sturbridge Drive, Apex, NC 27502 (US). CALVIGNAC, Jean-Louis; 112 Spring Hollow Lane, Cary, NC 27511 (US). GALLO, Anthony, Matteo; 3308 Corsham Drive, Apex, NC 27502 (US). HEDDES, Marco, C.; 4109 Grand Manor Court #308, Raleigh, NC 27612 (US). LEAVENS, Ross, Boyd; 123 Wilander Drive, Cary, NC 27511 (US). PATEL, Piyush, Chunilal; 105 Smokemount Drive, Cary, NC 27511 (US). RINALDI, Mark, Anthony; 1201 Queensbury Circle, Durham, NC 27713 (US). SIEGEL, Michael, Steven; 10625 Lowery Drive, Raleigh, NC 27615 (US). VERPLANKEN, Fabrice, Jean; 9152, route de Cagnes, F-06610 La Gaude (FR).

(74) Agent: MCCONNELL, Daniel, E.; P.O. Box 12195, D2Y7/B656, Research Triangle Park, NC 27709 (US).


(81) Designated States *(national)*: CN, JP, KR, SG.

(84) Designated States *(regional)*: European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE).

Published:
— *With international search report.*

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: NETWORK PROCESSOR PROCESSING COMPLEX AND METHODS



(57) Abstract: A network processor (10) useful in network switch apparatus and methods of operating such a processor in which data flow handling and flexibility is enhanced by the cooperation of an embedded processor complex (12) with a suite of peripherals (14-36 and 40), all formed on a common semiconductor substrate. The interface processors (16, 34) provide data path for inbound and outbound data flow and operate under the control of instructions stored in an instruction store formed on the semiconductor substrate, while storage of transiting data flow portions is provided by memory peripherals and interfaces to external memory elements.

WO 01/16777 A1