


PCT

WORLD INTELLECTUAL PROPERTY ORGANIZATION
International Bureau

INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 6 : H05K 1/18, H01L 23/28, 23/498	A1	(11) International Publication Number: WO 97/40651 (43) International Publication Date: 30 October 1997 (30.10.97)
(21) International Application Number: PCT/US97/06370 (22) International Filing Date: 23 April 1997 (23.04.97) (30) Priority Data: 637,877 24 April 1996 (24.04.96) US (71) Applicant: AMKOR ELECTRONICS, INC. [US/US]; 1900 South Price Road, Chandler, AZ 85248-1604 (US). (72) Inventors: FREYMAN, Bruce, J.; 1537 East La Vieve Lane, Tempe, AZ 85284 (US). BRIAR, John; 2409 East Hiddenview Drive, Phoenix, AZ 85044 (US). MAXCY, Jack, C.; 1653 West Browning Way, Chandler, AZ 85248 (US). (74) Agents: MacDONALD, Thomas, S. et al.; Skjerven, Morrill, MacPherson, Franklin & Friel, Suite 700, 25 Metro Drive, San Jose, CA 95110 (US).	(81) Designated States: AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CU, CZ, DE, DK, EE, ES, FI, GB, GE, GH, HU, IL, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, TJ, TM, TR, TT, UA, UG, UZ, VN, YU, ARIPO patent (GH, KE, LS, MW, SD, SZ, UG), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, ML, MR, NE, SN, TD, TG). Published With international search report. Before the expiration of the time limit for amending the claims and to be republished in the event of the receipt of amendments.	

(54) Title: GRID ARRAY ASSEMBLY AND METHOD OF MAKING



(57) Abstract

A grid array assembly method uses a semi-flexible substrate printed circuit board and includes steps of providing a series of conforming boards each board including bonding pads and metallization on a first surface and conductive vias in the board extending to a second opposite surface containing a contact pad array, testing the boards and determining acceptable boards. A carrier strip with longitudinally aligned apertures mounts individual accepted boards. The strip with mounted boards is passed to a station where an IC die is mounted on the board first surface, wire bonds are placed from the die to the bonding pads and the assembly encapsulated by automolding against a board first surface portion using the strip as the mold gate to form a package body. Subsequently interconnecting balls or bumps are placed on the contact pads and the assembly is removed from the strip.