



- (51) International Patent Classification:
G06F 1/02 (2006.01)
- (21) International Application Number:
PCT/IL2013/050382
- (22) International Filing Date:
6 May 2013 (06.05.2013)
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data:
61/688,084 8 May 2012 (08.05.2012) US
61/742,029 2 August 2012 (02.08.2012) US
- (71) Applicant: **SERENTIC LTD.** [IL/IL]; 8/2 Prof. Dinor,
Street, 4424505 Kfar Saba (IL).
- (72) Inventors: **KORMAN, David**; 8/2 Prof. Dinor, Street,
4424505 Kfar Saba (IL). **SASSON, Efraim**; Schunat
Alonim, Kfar Tavor, 1524100 Israel (IL).
- (74) Agent: **LANGER, Edward**; 312 Giron Center, POB 410,
4310302 Raanana (IL).
- (81) Designated States (*unless otherwise indicated, for every
kind of national protection available*): AE, AG, AL, AM,

AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY,
BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM,
DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT,
HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP,
KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD,
ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI,
NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU,
RW, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ,
TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA,
ZM, ZW.

- (84) Designated States (*unless otherwise indicated, for every
kind of regional protection available*): ARIPO (BW, GH,
GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, SZ, TZ,
UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ,
TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK,
EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV,
MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM,
TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW,
ML, MR, NE, SN, TD, TG).

Published:

- *without international search report and to be republished
upon receipt of that report (Rule 48.2(g))*

(54) Title: A METHOD FOR DYNAMIC GENERATION AND MODIFICATION OF AN ELECTRONIC ENTITY ARCHITECTURE

(57) Abstract: The subject matter discloses a method for generating a new dynamic function embedded within a chip, wherein the chip comprises a plurality of a building blocks, a first function, and a specification defining the new dynamic function; the method comprising the steps of: within the chip, performing the first function in accordance with the specification and/or analysis; and within the chip, generating the new dynamic function upon the performing the first function.

