

Description

BACKGROUND OF THE INVENTION

1) Field of the Invention

The present invention relates to a negative feedback power supply apparatus for a load. For example, the present invention is applied to an apparatus for testing the AC magnetization characteristics of a toroidal core or a cut-core type core, a power supply apparatus for a load of a rectifier circuit, or a power supply apparatus for a load for a distorted current.

2) Description of the Related Art

In order to carry out a testing of the AC magnetization characteristics of a large number of toroidal cores, such as exciting currents, and a core loss such as a vortex current loss and a hysteresis loss, it is necessary to wind windings on a core for every test. To simplify this winding operation, connector-type contacts may be used to reduce the desorption of the windings. However, in the actual design of transformers or the like, since the thickness of the windings is as large as possible, to reduce the resistance value thereof, and the number of turns of the windings is large, a current flowing therethrough is small and the reduction in potential and heat generation by the resistance component of the windings is also small. Contrary to this, when the connector-type contacts are used, since the space for installing the connector-shaped contacts is restricted, the thickness of the windings is small and the number of turns of the windings is small. As a result, it is necessary to increase a test exciting current supplied to the primary winding, but such a current is affected by the resistances of the windings and the contacts.

In a prior art testing apparatus for a toroidal core having primary and secondary windings, an input AC power supply and an AC current meter are connected to the primary winding, and an AC voltage meter is connected to the secondary winding. Further, a power meter is connected between the primary winding and the secondary winding. In this apparatus, a measurement of a primary current I_p and a measurement of a core loss are carried out at the periphery of a saturated magnetic flux, which is one of the AC magnetization characteristics to be tested. Note that the measurement of core loss is made by the power meter.

However, fluctuation of the equivalent DC resistance of the primary winding is caused by the heat generated by the exciting current, and fluctuation of the contact DC resistance of a connector-type contact is caused by the state of the contact. Further, fluctuation of the equivalent AC resistance of the primary winding is caused by the saturation characteristics of the core. Therefore, a large fluctuation occurs in the

output voltage of the secondary winding. Further, at the periphery of a saturated magnetic flux density, an extraordinary current generated locally at one cycle of the AC current invites a spontaneous reduction in the equivalent AC resistance, and as a result, the waveform of the output voltage generated at the secondary winding is greatly distorted. This large fluctuation and distortion lead to the generation of a large fluctuation and distortion in the magnetic flux density of the core, which is very disadvantageous from the viewpoint of obtaining a definite AC magnetic flux density. Accordingly, to make the output voltage of the secondary winding constant, even when the voltage of the AC power supply is adjusted so as to correct the output voltage generated in the secondary winding W_2 , the distortion of the magnetic flux density waveform, i.e., the distortion of the output voltage, remains and, simultaneously, the peak current portion of the exciting current is suppressed. Therefore, it is impossible to carry out a correct measurement.

SUMMARY OF THE INVENTION

Therefore, an object of the present invention is to provide a power supply apparatus for testing a core, whereby a winding operation using connector-type contacts is unnecessary, an adjustment of an input voltage for every core is unnecessary even when the DC resistance and the equivalent AC and DC resistances of the primary winding are changed by the contacts, and no distortion is generated in the magnetic flux density of the core, thereby enabling a correct and stable measurement.

Another object of the present invention is to provide a power supply apparatus for a load such as a load of a rectifier circuit and a distortion current load.

BRIEF DESCRIPTION OF THE DRAWINGS

The present invention will be more clearly understood from the description as set forth below with reference to the accompanying drawings, wherein:

Fig. 1 is a diagram showing suggested examples of tests of windings;

Fig. 2 is a circuit diagram illustrating a suggested apparatus for testing a toroidal core;

Figs. 3A and 3B are equivalent circuit diagrams of the apparatus of Fig. 2;

Fig. 4 is a diagram showing the output characteristics of the apparatus of Fig. 2;

Fig. 5 is a circuit diagram illustrating a power supply apparatus;

Fig. 6 is an equivalent circuit diagram of the apparatus of Fig. 5;

Fig. 7 is a diagram showing an oscillation phenomenon generated in the apparatus of Fig. 5;

Figs. 8 and 9 are timing diagrams schematically

explaining a basic principle of the present invention;

Figs. 10 and 11 are circuit diagrams illustrating first and second embodiments, respectively, of the power supply apparatus according to the present invention; and

Fig. 12 is a diagram showing the output characteristics of the apparatuses of Figs. 10 and 11.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

First, a suggested power supply apparatus for a toroidal core, i.e., a suggested apparatus for testing a toroidal core, will be explained.

As illustrated in Fig. 1, to test a toroidal core 1, test windings W_1 and W_2 may be wound on the core 1. In this case, in order to simplify the winding operation, connector-type contacts CW_1 and CW_2 are provided to reduce the desorption of the windings W_1 and W_2 . In an actual design of transformers and the like, since the thickness of the windings is as large as possible, to reduce the resistance value thereof, and the number of turns of windings is as large as possible, a current flowing therethrough is small and the reduction in potential and heat generation by the resistance component of the windings is also small. In Fig. 1, however, since the space for installing the connector-type contacts CW_1 and CW_2 is restricted, the thickness of the windings is small and the number of turns of the windings is small. As a result, it is necessary to increase an exciting current or testing supplied to the primary winding W_1 , and in addition, such a current is affected by the resistances of the windings W_1 and W_2 and the contacts CW_1 and CW_2 . In Fig. 1, note that upper and lower contacts of the connector-type connectors CW_1 and CW_2 are separated from each other when the core 1 is inserted thereinto, and are connected when a testing (measuring) operation is carried out, and thus a winding operation of the windings W_1 and W_2 is unnecessary.

In Fig. 2, a testing apparatus for the toroidal core 1 having the test windings W_1 and W_2 is illustrated. In Fig. 2, reference numeral 2 designates an input AC power supply, 3 an AC current meter, 4 an AC voltage meter, P_1 and P_2 terminals for the connection of the primary winding W_1 , and S_1 and S_2 terminals for the connection of the secondary winding W_2 . According to this circuit, a measurement of a primary current I_p and a measurement of core loss are carried out at the periphery of a saturated magnetic flux of the core 1, which is one of the tests of AC magnetization characteristics. Note that the measurement of core loss is made by a power meter W.

In order to easily understand the circuit of Fig. 2, an equivalent circuit thereof is illustrated in Fig. 3A, and a simplified equivalent circuit is illustrated in Fig. 3B. Note that the power meter W is omitted from Figs.

3A and 3B. In Fig. 3A, reference T designates an ideal transformer, R_p an equivalent DC resistance of the primary winding W_1 , R_c an equivalent contact DC resistance of the connector contact CW_1 , and R_{zp} an equivalent AC resistance of the primary winding W_1 . Note that the resistances of the secondary winding W_2 and the contact CW_2 are negligible. For example, the equivalent DC resistance R_p and the equivalent DC resistance R_c are unstable. That is, the resistance R_p fluctuates from 1 to 1.2 Ω due to the generation of heat by the exciting current I_p , and the contact DC resistance R_c fluctuates from 0 to 0.8 Ω due to the state of the contact CW_1 . Also, the equivalent AC resistance R_{zp} fluctuates from ∞ to 0.5 Ω due to the saturation characteristics of the core 1. Therefore, if the voltage of the AC power supply 2 is 1 V, and an exciting current I_p is supplied to the primary winding W_1 , the output voltage E_s of the secondary winding W_2 is 1 V where $R_p = 1 \Omega$, $R_c = 0 \Omega$ and $R_{zp} = \infty \Omega$, and 0.2 V where $R_p = 1.2 \Omega$, $R_c = 0.8 \Omega$, and $R_{zp} = 0.5 \Omega$, which means that the fluctuation of the output voltage E_s is large. Further, at the periphery of a saturated magnetic flux density of the core 1, an extraordinary current generated locally at one cycle of the AC current invites a spontaneous reduction in the equivalent AC resistance R_{zp} , and as a result, the waveform of the output voltage E_s generated at the secondary winding W_2 is greatly distorted. This large fluctuation and distortion leads to the generation of a large fluctuation and distortion in the magnetic flux of the core 1, which is very disadvantageous in view of the need to obtain a definite AC magnetic flux. Accordingly, to make the output voltage E_s constant, when the voltage of the AC power supply 1 is adjusted so as to correct the voltage E_s generated in the secondary winding W_2 , the distortion of the magnetic flux waveform, i.e., the distortion of the output voltage E_s , remains as illustrated in Fig. 4, and simultaneously, the peak current portion of the exciting current I_p is suppressed. Therefore, it is impossible to carry out a correct measurement.

In Fig. 5, which illustrates a testing apparatus for a toroidal core, an analog negative feedback loop circuit is added to the elements of Fig. 2. That is, an amplifier 5, a feedback resistor 6, and a phase adjusting circuit 7 formed by a capacitor 71 and a resistor 72 are added to the elements of Fig. 2. Note that Fig. 6 is an equivalent circuit diagram of the apparatus of Fig. 5.

Here, assume that there is no negative feedback circuit, the amplification factor F of the amplifier 5 having an output impedance O is 100, and the voltage of the AC power supply 2 is $1 \text{ V} \times 1/100 = 0.01 \text{ V}$. Then, the circuit of Fig. 5 is substantially the same as that of Fig. 2, and therefore, if the values of the equivalent DC resistance R_p , the equivalent contact resistance R_c , and the equivalent AC resistance R_{zp} are the same as in Fig. 3A, the output voltage E_s is also changed from 1 to 0.2 V. That is, if a total amplification factor A' is determined by the ratio of the input vol-

tage (= 0.01 V) of the AC power supply 2 to the output voltage E_s , the factor A' is fluctuated by

$$A' = 100 \sim 20.$$

Next, consider the presence of the negative feedback circuit. Here, the feedback ratio F is made 0.99 by the feedback resistor 6, the output voltage E_s can be represented by

$$E_s = \frac{A'}{1 + A' \cdot F} \times E_i$$

where E_i is the output voltage of the AC power supply 2 and is, in this case, 1 V. Therefore, the maximum of the output voltage E_s

$$= \frac{20}{1 + 0.99 \times 100} \times 1 \text{ V} \\ = 1.00 \text{ V},$$

and the minimum of the output voltage E_s

$$= \frac{20}{1 + 0.99 \times 20} \times 1 \text{ V} \\ = 0.96 \text{ V}.$$

Thus, the fluctuation of the output voltage E_s is reduced compared with the case of Fig. 3A (Fig. 3B). Therefore, even when the DC resistance by the contacts, and the equivalent AC and DC resistances of the primary winding W_1 are fluctuated, a substantial adjustment of the input voltage is unnecessary, and as a result, the distortion of the magnetic flux waveform in the core 1, i.e., the distortion of the output voltage E_s , is reduced. Note that, if the amplification factor of the amplifier 5 is increased to increase the feedback factor F , the stability of the output voltage E_s can be improved. However, when the feedback factor F is increased, an oscillation phenomenon may occur due to the leak reactances of the windings. Such an oscillation phenomenon can be suppressed by adjusting the resistor 71 and/or the capacitor 72 of the phase adjusting circuit 7, to a certain extent.

In the circuit of Fig. 5 having an analog negative feedback circuit, an accurate measurement can be obtained for a directional silicon steel core having a magnetic flux density of about 17000 gauss (1 Gauss = 10^{-4} Tesla). Also, when an extremely distorted exciting current I_p is supplied to the primary winding W_1 , thereby generating a saturated magnetic flux density of about 18000 to 20000 gauss in the core 1, both the feedback factor F and the amplification factor A' must be increased to obtain a highly accurate and stable measurement. In this case, however, an oscillation phenomenon always occurs. That is, when the amplification factor A' is larger than 1 and a phase shift amount in the negative feedback loop circuit is larger than 180° , the oscillation conditions may be satisfied. Such a phase shift amount is commonly generated by the capacitance component in the negative feedback loop circuit in a relatively high frequency region, and in addition, it is difficult to completely adjust such a phase shift amount by the phase adjusting circuit 7. It is also difficult to adjust this phase shift amount when an inductance component due to the windings

and the leak inductances therebetween is added to the negative feedback loop circuit.

Thus, in the core 1 having a relatively high magnetic flux density, even if an analog negative feedback loop circuit is used, the output voltage E_s of the secondary winding W_2 is still distorted and unstable. That is, in the circuit of Fig. 5, after the oscillation conditions are satisfied in the analog negative feedback loop circuit, a positive feedback control at a specific frequency of about 10 KHz to 1 MHz is triggered by differential noise or the like, and as a result, the amplitude of the input voltage applied to the core 1 is rapidly increased as illustrated in Fig. 7.

In Figs. 8 and 9, which show a digital negative feedback control according to the present invention, to prevent the generation of a positive feedback phenomenon in the negative feedback loop circuit, a waveform to be negatively fed back is stored and is delayed by one cycle of a basic sine-wave, and thereafter, a negative feedback control is carried out by using the delayed waveform. That is, as illustrated in Fig. 8, a voltage error between an input sine-wave voltage and an output voltage is stored and delayed for a period A, and the input sine-wave voltage is corrected by the delayed voltage error for a period B. Therefore, as illustrated in Fig. 9, even when a phase shift amount in the negative feedback loop circuit is larger than 180° , a positive feedback phenomenon is split for every cycle of the basic sine-wave form, so that oscillation is not generated.

In Fig. 10, which illustrates a first embodiment of the present invention realizing the principle of Figs. 8 and 9, which is also applied to an apparatus for testing a toroidal core. In Fig. 10, a digital negative feedback loop circuit is provided. That is, reference numeral 1001 designates a control portion (CPU); 1002 a frequency switch; 1003 a voltage set switch formed by digital switches; 1004 a basic sine-wave generating circuit (ROM) for generating a sine-wave voltage E_0 ; and 1005 a voltage adjusting circuit (multiplier) for adjusting the output of the basic sine-wave generating circuit 1004. In this case, the frequency of the basic sine-wave voltage E_0 of the basic sine-wave generating circuit 1004 is changed by the control portion 1001 in accordance with the state of the frequency switch 1002. That is, the control portion 1001 generates a clock signal having a frequency in accordance with the state of the frequency switch 1002 and transmits this clock to the basic sine-wave generating circuit 1004. Also, the control portion 1001 generates a voltage factor α in accordance with the output of the voltage set switch 1003. As a result, the voltage adjusting circuit 1005 multiplies each digital value of the basic sine-wave voltage E_0 by the voltage factor α to generate a new basic sine-wave voltage E_0' .

Reference numerals 1006 and 1007 designate delay memories for adjusting a total delay time corresponding to one cycle of the basic sine-wave voltage

E_0 (E_0'). Each of the delay memories 1006 and 1007 may be constructed by a bidirectional memory in which a write operation and a read operation can be simultaneously carried out. That is, the delay memories 1006 and 1007 are associated with address counters 1006a and 1007a, respectively, and therefore, the delay memories 1006 and 1007 are operated by write addresses WA and read addresses RA of the address counters 1006 and 1007, which are counted up by clock signals of the control portion 1001. In this case, the delay time period of the delay memory 1006 (1007) is determined by

$$(RA - WA) \times T$$

where

RA is a read address;

WA is a write address; and

T is a frequency period of the clock signal supplied from the control portion 1001.

A subtraction circuit 1008 calculates a digital voltage error ΔE between the basic sine-wave voltage E_0' and an analog/digital (A/D) converted output voltage E_s from the ends of the secondary winding W_2 via an A/D converter 1012. Also, an adder circuit 1009 adds the delayed voltage error $\Delta E'$ to the basic sine-wave voltage E_0' . A D/A converter 1010 performs a D/A conversion upon the output of the adder circuit 1010, and as a result, a power amplifier 1011 supplies an input current I_p to the primary winding W_1 in accordance with the analog voltage of the D/A converter 1010.

Thus, the output voltage E_s of the secondary winding W_2 is negatively fed back by the digital negative feedback loop circuit formed by the elements 1006, 1008, 1007, and 1012. In addition, a waveform to be fed back is delayed for one cycle of the basic sine-wave voltage E_0 . As a result, the output voltage E_s is stable, as illustrated in Fig. 12, even when the magnetic flux density of the core 1 is extremely large.

In Fig. 11, which illustrates a second embodiment of the present invention, a delay memory 1101, an address counter 1101a, and an adder circuit 1102 are added to the elements of Fig. 10. In this case, the three delay memories 1006, 1007, and 1101 adjust a total delay time period corresponding to one cycle of the basic sine-wave voltage E_0 (E_0'). Therefore, in Fig. 11, the voltage error $\Delta E'$ to be fed back is summed and added to the basic sine-wave voltage E_0' , thereby remarkably increasing the feedback factor F. For example, if the feedback factor F for the first cycle is 0.9, the feedback factor F for the second cycle is 0.99. Also, the feedback factor F for the third cycle, the fourth cycle, ... is 0.999, 0.9999, ...

Note that the second and third embodiments of Figs. 10 and 11 can be combined with the first embodiment of Fig. 5. That is, an analog negative feedback loop circuit formed by the elements 6 and 7 of Fig. 5 is added to the circuit of Fig. 10 or 11, as indicated by dotted lines. In this case, the power amplifier

1011 also serves as the differential amplifier 5 of Fig. 5. As a result, it is possible to completely correct the output voltage E_s at an even higher speed.

Also, in the above-mentioned embodiments, the primary winding W_1 and the secondary winding W_2 can be of a type other than the connector-type. Also, it is possible to carry out a highly accurate and stable testing (measurement) even when the number of turns of the windings is 1. Also, the arrangement and installation of the contacts CW_1 and CW_2 can be freely determined. Further, the number of turns of the primary winding W_1 need not be the same as that of the secondary winding W_2 .

Further, the present invention can be applied to an apparatus for testing a separate-type core, and the present invention can be still applied to other power supply apparatuses such as a power supply apparatus for a load of a rectifier circuit, or a power supply apparatus for a distorted current load.

As explained above, according to the present invention, for example, in a core testing apparatus, a winding operation for each core is unnecessary, and a correct and stable test (measurement) can be carried out without adjusting the input voltage, even when the magnetic flux density of a core is extremely large.

Claims

1. A power supply apparatus for a load (1), comprising:
 - means (1004, 1005) for generating a basic sine-wave voltage (E_0');
 - means (1008), connected to said basic sine-wave voltage generating means (1004, 1005) and an output of said load (1), for detecting a voltage error (ΔE) therebetween;
 - means (1006, 1007), connected to said voltage error detecting means (1008), for delaying said voltage error (ΔE) by one cycle of said basic sine-wave voltage;
 - means (1009), connected to said basic sine-wave voltage generating means (1004, 1005) and said delaying means (1006, 1007), for adding said delayed voltage error ($\Delta E'$) to said basic sine-wave voltage; and
 - means (1010, 1011), connected between said adding means (1009) and said load (1), for supplying an input current (I_p) to said load (1) in accordance with the result of addition by said adding means (1009).
2. An apparatus as set forth in claim 1, further comprising means (1102), connected to said voltage error detecting means and said delaying means, for adding said delayed voltage error ($\Delta E'$) to said voltage error (ΔE).



E_0 (E_0'). Each of the delay memories 1006 and 1007 may be constructed by a bidirectional memory in which a write operation and a read operation can be simultaneously carried out. That is, the delay memories 1006 and 1007 are associated with address counters 1006a and 1007a, respectively, and therefore, the delay memories 1006 and 1007 are operated by write addresses WA and read addresses RA of the address counters 1006 and 1007, which are counted up by clock signals of the control portion 1001. In this case, the delay time period of the delay memory 1006 (1007) is determined by

$$(RA - WA) \times T$$

where

RA is a read address;

WA is a write address; and

T is a frequency period of the clock signal supplied from the control portion 1001.

A subtraction circuit 1008 calculates a digital voltage error ΔE between the basic sine-wave voltage E_0' and an analog/digital (A/D) converted output voltage E_s from the ends of the secondary winding W_2 via an A/D converter 1012. Also, an adder circuit 1009 adds the delayed voltage error $\Delta E'$ to the basic sine-wave voltage E_0' . A D/A converter 1010 performs a D/A conversion upon the output of the adder circuit 1010, and as a result, a power amplifier 1011 supplies an input current I_p to the primary winding W_1 in accordance with the analog voltage of the D/A converter 1010.

Thus, the output voltage E_s of the secondary winding W_2 is negatively fed back by the digital negative feedback loop circuit formed by the elements 1006, 1008, 1007, and 1012. In addition, a waveform to be fed back is delayed for one cycle of the basic sine-wave voltage E_0 . As a result, the output voltage E_s is stable, as illustrated in Fig. 12, even when the magnetic flux density of the core 1 is extremely large.

In Fig. 11, which illustrates a second embodiment of the present invention, a delay memory 1101, an address counter 1101a, and an adder circuit 1102 are added to the elements of Fig. 10. In this case, the three delay memories 1006, 1007, and 1101 adjust a total delay time period corresponding to one cycle of the basic sine-wave voltage E_0 (E_0'). Therefore, in Fig. 11, the voltage error $\Delta E'$ to be fed back is summed and added to the basic sine-wave voltage E_0' , thereby remarkably increasing the feedback factor F. For example, if the feedback factor F for the first cycle is 0.9, the feedback factor F for the second cycle is 0.99. Also, the feedback factor F for the third cycle, the fourth cycle, ... is 0.999, 0.9999,

Note that the second and third embodiments of Figs. 10 and 11 can be combined with the first embodiment of Fig. 5. That is, an analog negative feedback loop circuit formed by the elements 6 and 7 of Fig. 5 is added to the circuit of Fig. 10 or 11, as indicated by dotted lines. In this case, the power amplifier

1011 also serves as the differential amplifier 5 of Fig. 5. As a result, it is possible to completely correct the output voltage E_s at an even higher speed.

Also, in the above-mentioned embodiments, the primary winding W_1 and the secondary winding W_2 can be of a type other than the connector-type. Also, it is possible to carry out a highly accurate and stable testing (measurement) even when the number of turns of the windings is 1. Also, the arrangement and installation of the contacts CW_1 and CW_2 can be freely determined. Further, the number of turns of the primary winding W_1 need not be the same as that of the secondary winding W_2 .

Further, the present invention can be applied to an apparatus for testing a separate-type core, and the present invention can be still applied to other power supply apparatuses such as a power supply apparatus for a load of a rectifier circuit, or a power supply apparatus for a distorted current load.

As explained above, according to the present invention, for example, in a core testing apparatus, a winding operation for each core is unnecessary, and a correct and stable test (measurement) can be carried out without adjusting the input voltage, even when the magnetic flux density of a core is extremely large.

Claims

1. A power supply apparatus for a load (1), comprising:
 - means (1004, 1005) for generating a basic sine-wave voltage (E_0');
 - means (1008), connected to said basic sine-wave voltage generating means (1004, 1005) and an output of said load (1), for detecting a voltage error (ΔE) therebetween;
 - means (1006, 1007), connected to said voltage error detecting means (1008), for delaying said voltage error (ΔE) by one cycle of said basic sine-wave voltage;
 - means (1009), connected to said basic sine-wave voltage generating means (1004, 1005) and said delaying means (1006, 1007), for adding said delayed voltage error ($\Delta E'$) to said basic sine-wave voltage; and
 - means (1010, 1011), connected between said adding means (1009) and said load (1), for supplying an input current (I_p) to said load (1) in accordance with the result of addition by said adding means (1009).
2. An apparatus as set forth in claim 1, further comprising means (1102), connected to said voltage error detecting means and said delaying means, for adding said delayed voltage error ($\Delta E'$) to said voltage error (ΔE).



3. An apparatus as set forth in claim 1 or 2, further comprising a negative feedback loop connected between the output of said load (1) and said input current supplying means (1010, 1011).
4. An apparatus as set forth in claim 1, 2 or 3 where-
in said load comprises a core (1) having a primary
winding (W_1) and a secondary winding (W_2)
wound thereon,
said input current supplying means
(1010, 1011) supplying said input current to said
primary winding (W_1), and
said output voltage being a voltage (E_s)
between ends of said secondary winding (W_2).

Patentansprüche

1. Stromversorgungsvorrichtung für eine Last (1)
mit
Einrichtungen (1004, 1005) zum Erzeu-
gen einer Basissinuswellenspannung (E_o');
Einrichtungen (1008), die an die Einrich-
tungen (1004, 1005) zur Erzeugung der Basissi-
nuswellenspannung und an einen Ausgang der
Last (1) angeschlossen sind, um einen
Spannungsfehler (E) dazwischen zu detektie-
ren;
Einrichtungen (1006, 1007), die an die De-
tektionseinrichtungen (1002) für den Spannungs-
fehler angeschlossen sind, um den Spannungs-
fehler (E) um einen Zyklus der Basissinuswellen-
spannung zu verzögern;
Einrichtungen (1009), die an die Einrich-
tungen (1004, 1005) zur Erzeugung der Basissi-
nuswellenspannung und die Verzögerungsein-
richtungen (1006, 1007) angeschlossen sind, um
den Spannungsfehler (E') hinzuzufügen; und
Einrichtungen (1010, 1011), die zwischen
die Einrichtungen (1009) zum Hinzufügen und
die Last (1) geschaltet sind, um in Abhängigkeit
von dem Ergebnis der durch die Einrichtungen
(1009) zum Hinzufügen durchgeführten Addition
die Last (1) mit einem Eingangsstrom (I_o) zu ver-
sorgen.
2. Vorrichtung nach Anspruch 1, die des weiteren
Einrichtungen (1102) umfaßt, welche an die
Spannungsfehlerdetektionseinrichtungen und
die Verzögerungseinrichtungen geschaltet sind,
um den verzögerten Spannungsfehler (E') zum
Spannungsfehler (E) zu addieren.
3. Vorrichtung nach Anspruch 1 oder 2, die des wei-
teren eine negative Rückkopplungsschleife um-
faßt, die zwischen den Ausgang der Last (1) und
die Einrichtungen (1010, 1011) zur Versorgung

mit dem Eingangsstrom geschaltet ist.

4. Vorrichtung nach Anspruch 1, 2 oder 3 bei der die
Last einen Kern (1) mit einer Primärwicklung (W_1)
und einer Sekundärwicklung (W_2), die um den
Kern gewickelt sind, umfaßt,
bei der die Einrichtungen (1010, 1011) zur
Versorgung mit dem Eingangsstrom den Ein-
gangsstrom der Primärwicklung (W_1) zuführen
und
bei der die Ausgangsspannung eine Span-
nung (E_s) zwischen den Enden der Sekundärwic-
klung (W_2) ist.

Revendications

1. Appareil d'alimentation en énergie pour une char-
ge (1), comprenant:
des moyens (1004, 1005) aptes à engen-
drer une tension sinusoïdale de base (E_o');
des moyens (1008) connectés auxdits
moyens (1004, 1005) générateurs de tension si-
nusoïdale de base et à une sortie de ladite charge
(1) aptes à détecter une erreur de tension (ΔE)
entre les deux;
des moyens (1006, 1007) connectés aux-
dits moyens (1008) de détection d'erreur de ten-
sion, aptes à retarder ladite erreur de tension (ΔE)
d'un cycle de ladite tension sinusoïdale de base;
des moyens (1009) connectés auxdits
moyens générateurs de tension sinusoïdale de
base (1004, 1005) et auxdits moyens de retarde-
ment (1006, 1007), aptes à ajouter ladite erreur
de tension retardée ($\Delta E'$) à ladite tension sinusoï-
dale de base; et
des moyens (1010, 1011) connectés entre
lesdits moyens d'addition (1009) et ladite charge
(1) aptes à fournir un courant d'entrée (I_o) à ladite
charge (1) en fonction du résultat de l'addition par
lesdits moyens d'addition (1009).
2. Un appareil selon la revendication 1, comprenant
de plus des moyens (1102) connectés auxdits
moyens de détection de l'erreur de tension et
auxdits moyens de retardement, aptes à ajouter
ladite tension d'erreur retardée ($\Delta E'$) à ladite ten-
sion d'erreur (ΔE).
3. Un appareil selon la revendication 1 ou 2,
comportant de plus une boucle de rétroaction
négative connectée entre la sortie de ladite char-
ge (1) et lesdits moyens (1010, 1011) de fourni-
ture du courant d'entrée.
4. Un appareil selon l'une des revendications 1, 2 ou
3, dans lequel ladite charge comprend un noyau
(1) ayant un enroulement primaire (W_1) sur lequel



est enroulé un enroulement secondaire (W_2),

lesdits moyens de fourniture du courant d'entrée (1010, 1011) fournissant ledit courant d'entrée audit enroulement primaire (W_1), et

ladite tension de sortie étant une tension (E_s) entre les extrémités dudit enroulement secondaire (W_2).

5

10

15

20

25

30

35

40

45

50

55

7