(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

CORRECTED VERSION

(19) World Intellectual Property Organization
International Bureau

(43) International Publication Date
20 April 2000 (20.04.2000)

PCT

(10) International Publication Number
WO 00/22524 A1

(51) International Patent Classification[6]: G06F 9/455

(21) International Application Number: PCT/US99/23376

(22) International Filing Date: 6 October 1999 (06.10.1999)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
09/170,131 12 October 1998 (12.10.1998) US

(71) Applicant *(for all designated States except US)*: **INTEL CORPORATION** [US/US]; 2200 Mission College Boulevard, Santa Clara, CA 95052 (US).

(72) Inventors; and
(75) Inventors/Applicants *(for US only)*: **DULONG, Carole** [FR/US]; 14968 Granite Court, Saratoga, CA 95070 (US). **CRAWFORD, John, H.** [US/US]; 20128 Chateau Drive, Saratoga, CA 95070 (US).


(74) Agents: **TAYLOR, Edwin, H. et al.**; Blakely, Sokoloff, Taylor & Zafman LLP, 7th floor, 12400 Wilshire Boulevard, Los Angeles, CA 90025 (US).

(81) Designated States *(national)*: AE, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CR, CU, CZ, DE, DK, DM, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, US, UZ, VN, YU, ZA, ZW.

(84) Designated States *(regional)*: ARIPO patent (GH, GM, KE, LS, MW, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).

[Continued on next page]

(54) Title: EMULATION OF AN INSTRUCTION SET ON AN INSTRUCTION SET ARCHITECTURE TRANSITION



(57) Abstract: A method and apparatus for emulating an instruction on a processor. The instruction operates on an operand in a first data format and the processor operates in a second data format. The operand is converted from the first data format to the second data format. The processor then executes the instruction in the second data format to generate a result in the second data format. The result is converted from the second data format to the first data format.

WO 00/22524 A1

Published:
— *With international search report.*

(48) Date of publication of this corrected version:
4 January 2001

(15) Information about Correction:
see PCT Gazette No. 01/2001 of 4 January 2001, Section II

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.