RTMP's copy

PCT WORLD INTELLECTUAL PROPERTY ORGANIZATION
International Bureau

INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 6 : G06F 13/00 — A1

(11) International Publication Number: WO 96/18153

(43) International Publication Date: 13 June 1996 (13.06.96)

(21) International Application Number: PCT/US95/15893

(22) International Filing Date: 6 December 1995 (06.12.95)

(30) Priority Data: 08/353,172 — 8 December 1994 (08.12.94) — US

(71) Applicant: INTEL CORPORATION [US/US]; 2200 Mission College Boulevard, Santa Clara, CA 95052 (US).


(72) Inventors: REGENOLD, David; 1232 W. Honeysuckle Lane, Chandler, AZ 85248 (US). HATAMI, Parviz; Apartment 3-D, 444 Saratoga Avenue, Santa Clara, CA 95050 (US).

(74) Agents: HYMAN, Eric, S. et al.; Blakely, Sokoloff, Taylor & Zafman, 7th floor, 12400 Wilshire Boulevard, Los Angeles, CA 90025-1026 (US).

(81) Designated States: AL, AM, AT, AT (Utility model), AU, BB, BG, BR, BY, CA, CH, CN, CZ, CZ (Utility model), DE, DE (Utility model), DK, DK (Utility model), EE, EE (Utility model), ES, FI, FI (Utility model), GB, GE, HU, IS, JP, KE, KG, KP, KR, KZ, LK, LR, LT, LU, LV, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SK (Utility model), TJ, TM, TT, UA, UG, UZ, VN, European patent (AT, BE, CH, DE, DK, ES, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, ML, MR, NE, SN, TD, TG), ARIPO patent (KE, LS, MW, SD, SZ, UG).

Published
With international search report.

(54) Title: A METHOD AND AN APPARATUS FOR ENABLING A PROCESSOR TO ACCESS AN EXTERNAL COMPONENT THROUGH A PRIVATE BUS OR A SHARED BUS



(57) Abstract

A method and apparatus for enabling a processor (156) to access an external component (158a-n) through either a private bus (146) or a shared bus (148). One embodiment of the present invention is an external memory access apparatus which includes an external memory access unit (144). This external memory access unit (144) couples to the processor (156) through an external memory access unit bus (142). In addition, the external memory access unit (144) couples to external memory (158a-n) through a private bus (146). The external memory access unit (144) also couples to the external memory (158a-n) through a shared bus (148), which also couples an external component, one of (150), (152) or (154), to the external memory (158a-n).