

PCT


WORLD INTELLECTUAL PROPERTY ORGANIZATION
International Bureau



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification ⁶ : H03F 3/72, 3/45	A1	(11) International Publication Number: ✓ WO 97/09779 (43) International Publication Date: 13 March 1997 (13.03.97)
(21) International Application Number: PCT/GB96/02217 (22) International Filing Date: 6 September 1996 (06.09.96) (30) Priority Data: 9518306.7 7 September 1995 (07.09.95) ✓ GB (71) Applicant (for all designated States except US): PILKINGTON MICRO-ELECTRONICS LIMITED [GB/GB]; Prescot Road, St Helens WA10 3TT (GB). (72) Inventor; and (75) Inventor/Applicant (for US only): MACBETH, Ian [GB/GB]; 7 Station Road, Holmeschapel, Cheshire CW4 7AU (GB). (74) Agent: NEOBARD, William, John; Page White & Farrer, 54 Doughty Street, London WC1N 2LS (GB).		(81) Designated States: AL, AM, AT, AU, AZ, BB, BG, BR, BY, CA, CH, CN, CZ, DE, DK, EE, ES, FI, GB, GE, HU, IS, JP, KE, KG, KP, KR, KZ, LK, LR, LS, LT, LU, LV, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, TJ, TM, TR, TT, UA, UG, US, UZ, VN, ARIPO patent (KE, LS, MW, SD, SZ, UG), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, ML, MR, NE, SN, TD, TG). Published <i>With international search report.</i> <i>Before the expiration of the time limit for amending the claims and to be republished in the event of the receipt of amendments.</i>

(54) Title: AMPLIFIER CIRCUIT



(57) Abstract

An amplifier circuit comprises a first and a second two-input differential input circuit. The first input circuit has first and second input terminals and the second input circuit has third and fourth input terminals. The first input terminal is connected to a first circuit input, the fourth input terminal is connected to a fourth circuit input. Programmable circuitry is provided for selectively connecting the second and third input terminals either to the second and third circuit inputs or to the fourth and first inputs.