

1
2
3
4
5 **Formation Of Raised Source/Drain Structures in NFET with Embedded SiGe**
6 **in PFET**

7
8 **CROSS REFERENCES TO RELATED APPLICATIONS**

9 This application is a Divisional application which claims benefit of
10 co-pending U.S. Patent Application Serial No. 11/305,584 filed Dec 16, 2005. This
11 application is hereby incorporated by reference in its entirety.
12
13

14 **Background of Invention**

15 **1) Field of the Invention**

16 This invention relates generally to devices and methods for the
17 fabrication of semiconductor devices and more particularly to the fabrication of
18 Field Effect Transistors (FETs) having embedded Source/Drain regions and FETs
19 having raised S/D regions.
20
21

22 **2) Description of the Prior Art**

23 It is now well-established that raised source/drain (S/D) structures
24 and embedded SiGe (eSiGe) are useful techniques to enhance device
25 performance. However, both techniques involve complicated processes compared
26 to a normal CMOS process flow. Especially for eSiGe, besides the additional
27 process needed for Si recess and epitaxial growth in the PFET S/D region, the

1 eSiGe scheme needs additional process to protect the poly-Si gate as well. It is
2 also extremely difficult to integrate eSiGe in the PFET while having raised S/D
3 structures in the NFET.

4

5 The importance of overcoming the various deficiencies noted
6 above is evidenced by the extensive technological development directed to the
7 subject, as documented by the relevant patent and technical literature. The
8 closest and apparently more relevant technical developments in the patent
9 literature can be gleaned by considering the following patents.

10

11 US20050035409A1: Structure and method of a strained channel
12 transistor and a second semiconductor component in an integrated circuit -
13 Semiconductor chip for use in semiconductor integrated circuit, comprises
14 semiconductor substrate having first and second active regions, resistor formed in
15 first active region, and strained channel transistor formed in second active region .
16 Inventor: Ko, Chih-Hsin; Kaohsiung, Taiwan

17

18 US20050079692A1: Methods to fabricate MOSFET devices
19 using selective deposition process - Fabrication of silicon-based device on
20 substrate surface involves depositing first and second silicon-containing layers by
21 exposing to specified first and second process gases, respectively Inventor:
22 Samoilov, Arkadii V.; Sunn

23

24 US6881635: Strained silicon NMOS devices with embedded
25 source/drain - Formation of n-type field effect transistor involves removing silicon
26 germanide material outside transistor body and below strained silicon layer and
27 replacing the removed material with epitaxial silicon. Inventor: Chidambarao,
28 Dureseti

29

1 US6861318: Semiconductor transistor having a stressed channel
2 - Semiconductor transistor for integrated circuits, comprises source and drain
3 formed in source and drain recesses, respectively, source and/or drain being
4 made of film material, which is formed to have second lattice having second
5 spacing Inventor: Murthy, Anand; The patent shows a process for recessed S/D
6 SiGe regions.

7
8 US6531347: Method of making recessed source drains to reduce
9 fringing capacitance - Manufacture of semiconductor device involves forming
10 source and drain regions that are recessed at prescribed depth below
11 semiconductor substrate surface
12 Inventor: Huster, Carl

13
14 US6849883: Strained SOI MOSFET device and method of
15 fabricating same - MOSFET device as e.g. large-scale integration circuit
16 comprises first MOSFET with silicon layer in first region serving as strained silicon
17 channel and second MOSFET with silicon epitaxial layer serving as silicon channel
18 - Inventor: Okihara, Masao; Tokyo, Japan

19 Gene Fitzgerald , "A quick primer on strained silicon" , URL:
20 <http://www.eetimes.com/showArticle.jhtml?articleID=18100036> (02/23/2004
21 12:00 PM EST) discusses boron doped SiGe epitaxy processes.

22
23
24
25

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29

Summary of the Invention

Some example embodiments of the present invention provide a structure and a method of manufacturing a FET device with raised Source/Drain structures and a second FET device with embedded SiGe source/drain regions.

A structure and method for forming raised source/Drain structures in NFET with embedded SiGe in PFET. We provide a NFET gate structure over a NFET region in a substrate and PFET gate structure over a PFET region. We provide NFET SDE regions adjacent to the NFET gate and provide PFET SDE regions adjacent to the PFET gate. We form recesses in the PFET region in the substrate adjacent to the PFET second spacers. We form a PFET embedded Source/drain stressor in the recesses. We form a NFET S/D epitaxial Si layer over the NFET SDE regions and a PFET S/D epitaxial Si layer over PFET embedded Source/drain stressor. We perform a NFET S/D implant by implanting N-type ions into NFET region adjacent to the NFET gate structure and into the NFET S/D epitaxial Si layer to form the raised NFET Source/drains.

In another aspect, silicide regions are formed and a stressor layer is formed over the structures. The epitaxial Si layer over the PFET embedded Source/drain stressor helps to form stable and low resistivity silicides over the PFET embedded Source/drain stressor.

In another aspect, reduced size spacers are formed on the gate structures and a stressor layer is formed over the structures.

Additional embodiments and aspects are shown in the claims as submitted and amended during prosecution.

The above and below advantages and features are of representative embodiments only, and are not exhaustive and/or exclusive. They

1 are presented only to assist in understanding the invention. It should be
2 understood that they are not representative of all the inventions defined by the
3 claims, to be considered limitations on the invention as defined by the claims, or
4 limitations on equivalents to the claims. For instance, some of these advantages
5 may be mutually contradictory, in that they cannot be simultaneously present in a
6 single embodiment. Similarly, some advantages are applicable to one aspect of
7 the invention, and inapplicable to others. Furthermore, certain aspects of the
8 claimed invention have not been discussed herein. However, no inference should
9 be drawn regarding those discussed herein relative to those not discussed herein
10 other than for purposes of space and reducing repetition. Thus, this summary of
11 features and advantages should not be considered dispositive in determining
12 equivalence. Additional features and advantages of the invention will become
13 apparent in the following description, from the drawings, and from the claims.
14

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16

Brief Description of the Drawings

The features and advantages of a semiconductor device according to the present invention and further details of a process of fabricating such a semiconductor device in accordance with the present invention will be more clearly understood from the following description taken in conjunction with the accompanying drawings in which like reference numerals designate similar or corresponding elements, regions and portions and in which:

Figures 1 through 10 are cross sectional views for illustrating a structure and method for manufacturing a first FET with raised Source/Drain structures and a second FET with embedded SiGe in PFET according to an example embodiment of the present invention.

Detailed Description of the Example Embodiments

The example embodiments of the present invention will be described in detail with reference to the accompanying drawings. The example embodiments provide a method of forming a PFET with embedded S/D stressor regions, and raised S/Ds in the NFET. In addition, a stress liner can be formed over reduced spacers of the FET gate.

A. Provide a NFET gate structure over a NFET region in a substrate and PFET gate structure over a PFET region

Referring to figure 1, we provide a NFET gate structure 22 over a NFET region 16 in a substrate 10 and PFET gate structure 20 over a PFET region 14.

The NFET gate structure 22 is comprised of a NFET gate dielectric 32, a NFET gate 36, NFET gate cap layer 40 over the NFET gate 36, NFET first (L-shaped) spacers 44, and NFET second spacers 50. The gate cap layer 40 can be comprised of silicon nitride. The NFET second spacers 50 can be comprised of silicon nitride.

The PFET gate structure 20 is preferably comprised of a PFET gate dielectric 30, a PFET gate 34, PFET gate cap layer 38 comprised of silicon nitride, PFET first (L-shaped) spacers 42, and PFET second spacers 52. The PFET second spacers 52 can be comprised of silicon nitride.

We provide NFET Source/drain extension (SDE) or lightly doped drain (LDD) regions 58 adjacent to the NFET gate 36; and provide PFET LDD (or SDE) regions 56 adjacent to the PFET gate 34.

1
2
3
4
5
6
7
8

9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28

We provide isolation regions 18 between the PFET region 14 and the NFET region 16. The isolation regions are preferably STI regions comprised of silicon oxide.

The structure can have a Pwell 17 in the NFET region 16 and a Nwell 15 in the PFET region 14. PFET devices are formed in the PFET region. NFET devices are formed in the NFET region.

B. Form recess for PFET S/D stressor

Figures 2 and 3 show an example process for forming the recesses 70.

Referring to figure 2 we form a dielectric layer 64 over the substrate surface. The dielectric layer is preferably conformal in nature and comprised of a low temperature oxide layer. The thickness of the dielectric layer 64 can be between 80 to 350 Angstroms.

The dielectric layer will be used as an etch mask for the subsequent S/D recess etch.

We form a first NFET mask 68 over the dielectric layer 64 in the NFET region 16.

We remove the dielectric layer 64 from over the PFET region using the first NFET mask 68 as an etch mask. A wet etch process is preferred; the wet etch can be comprised of a buffered HF etch.

As shown in figure 3, we remove the first NFET mask 68.

Referring to figure 3, we form recesses 70 in the PFET region 14 in the substrate 10 adjacent to the PFET second spacers 52 using a RIE process. The RIE can be comprised of an isotropic or anisotropic etch, or a combination of

both. A typical isotropic dry etch process is carried out in a plasma etching chamber using a gas chemistry comprising Cl_2 , He and/or SF_6 , and process conditions that favor isotropic (or lateral) etch. In addition, the etch chemistry is chosen such that it is highly selective to the materials surrounding the gate structures 22 and 20. In this way, the oxide and nitride spacers surrounding the gate structures 22 and 20 are not etched or are etched to a minimum extent.

The recesses 70 preferably have a depth between 30 and 150 nm.

C. form an PFET embedded Source/drain stressor

Referring to figure 4, we preferably perform an epitaxy pre-clean of the recess surface. The epitaxy pre-clean preferably is comprised of HF, either in the gaseous or liquid state, or a combination of steps and chemicals that include the gaseous HF or liquid HF.

We selectively form a PFET embedded (e.g., B doped SiGe) stressor in the source/drain region 74. The silicon-germanium alloy forms a lattice-mismatched region with the adjacent Si substrate 70, and this causes strain to be imparted in the channel direction. The lattice-mismatched region is formed using an epitaxial growth process such as chemical vapor deposition, ultra-high vacuum chemical vapor deposition, or molecular beam epitaxy. The epitaxy process is selective because SiGe only grows on exposed Si regions and not on the oxide or nitride protected gate. The SiGe stressor is preferably in-situ doped with B. In the present embodiment, the Ge concentration in the SiGe alloy is between 10 and 40 atomic percent. The boron concentration in the SiGe alloy is between $8\text{E}19/\text{cm}^3$ to $1\text{E}21/\text{cm}^3$.

1 Alternately, we can first grow undoped SiGe, followed by ion
2 implantation and anneal to activate the dopants (e.g., B).

3
4 The PFET embedded Source/drain stressor 74 is formed to put a
5 stress on the PFET channel region to improve device performance. The dielectric
6 layer 64 over the NFET region 16 protects the NFET from SiGe epitaxial growth. If
7 the dielectric layer 64 over the gate structures is not adequate to protect the NFET
8 gate 36, for example, it may be thinned down or removed during the epitaxial
9 preclean step, the NFET gate cap layer 40 prevents SiGe epitaxial growth in the
10 NFET gate 36. The PFET gate cap layer 38 and PFET first spacers 42 protect the
11 poly-Si gate 34 from SiGe epitaxial growth.

12 Referring to figure 4, we perform a dielectric (e.g., oxide) etch to
13 remove the first dielectric layer 64 over the NFET region 16.

14
15 ***D. form a NFET S/D epitaxial Si layer and a PFET S/D epitaxial Si layer***

16 Referring to figure 5, we form a NFET S/D epitaxial Si layer 79
17 over the NFET SDE regions 58 and a PFET S/D epitaxial Si layer 75 over PFET
18 embedded (B doped SiGe) source/drain stressor 74.

19 The NFET S/D epitaxial Si layer 79 can be thicker than that of
20 PFET S/D epitaxial Si layer 75 because the epitaxial Si grows faster over the Si
21 substrate than over the embedded (SiGe) S/D 74. The reason is that when Si
22 grows over a Si surface, homo-epitaxy occurs, as opposed to Si growing over a
23 SiGe surface (hetero-epitaxy occurs). The growth rate can also be controlled by
24 the epitaxy process conditions.

25
26 The NFET gate cap layer 40 and PFET gate cap layer 38
27 protects the poly-Si gate from the Si epitaxial growth.

28 For example the epitaxial Si grows between 5 % and 20 % thicker
29 over the Si Substrate than over the SiGe S/D 74. For example, the NFET S/D

1 epitaxial Si layer 79 has a thickness between 50 and 500 angstroms and the PFET
2 S/D epitaxial Si layer 75 can have a thickness between 40 and 400 angstroms.

3 It is a benefit that the NFET S/D epitaxial Si layer 79 is thicker
4 than that PFET S/D epitaxial Si layer 75 (e.g., between 5 % and 20 % thicker).
5 This is because typically, when we grow SiGe stressor 74, there will be an
6 overgrowth above the substrate so that it forms a raised S/D structure. At this point
7 the NFET surface is still not raised. By being able to grow a thicker Si layer 79 in
8 the NFET, the final structure is such that both NFET and PFET has the almost the
9 same level of raised S/D structure. This provides a greater process margin for the
10 subsequent contact opening/ RIE step.

11 Part of the NFET S/D epitaxial Si layer 79 and more preferably
12 the entire PFET S/D epitaxial Si layer 75 will be consumed in a subsequent
13 salicide step. The NFET S/D epitaxial Si layer 79 and PFET S/D epitaxial Si layer
14 75 reduce or prevent the NFET S/D and the PFET S/D junctions from being
15 thinned and consumed in the subsequent salicide process.

16 The NFET S/D epitaxial Si layer 79 and PFET S/D epitaxial Si
17 layer 75 help to create the raised S/D structures, thus reducing the external
18 resistance and S/D sheet resistance, which in turn will improve device
19 performance of both NFET and PFET. The PFET S/D epitaxial Si layer 75 is
20 doped by outdiffusing of B from the embedded S/D stressor region 74 during a
21 subsequent anneal.

22 Since the PFET S/D epitaxial Si layer (Si cap layer) 75 over the
23 embedded Source/drain stressor 74 will be consumed in a subsequent salicide
24 step, it acts as a sacrificial layer for the PFET embedded Source/drain stressor 74
25 to form a stable and low resistivity silicide. This is because SiGe alone usually
26 does not form a low resistivity silicide with the typical metallic materials (e.g. Co,
27 Ti, Ni or NiPt), and/or the silicide formed has poor surface and interface
28 roughness. This is an advantage of the Si cap 75 over PFET embedded stressor
29 Source/drain 74.

1

2 ***E. remove the PFET cap and the NFET cap and create the (reduced)***
3 ***second spacers***

4 There are at least two options for forming the reduced sized
5 second spacers.

6 In a first option, we can remove PFET and NFET caps 38 and 40
7 and remove the second PFET spacers 52 and the second NFET spacers 50. Then
8 we can reform the (reduced) second spacers.

9 Referring to figure 6, we etch and remove the PFET cap 38 and
10 the NFET cap 40 and remove the second PFET spacers 52 and the second NFET
11 spacer 50. The etch is preferably a nitride wet etch. The wet etch can be
12 comprised of a hot phosphoric acid etch. Preferably the second PFET spacers 52
13 and the second NFET spacer 50 are completely removed.

14 Then, we form reduced second PFET spacers 53 and reduced
15 second NFET spacer 51. The reduced second PFET spacers 53 and reduced
16 second NFET spacer 51 are preferably comprised of nitride.

17 The spacer are called reduced because the have a reduce height
18 and width compared to the original second spacer. This is an advantage because
19 the reduced spacers allow the stress from a subsequently formed overlying stress
20 liner to be transmitted to the channel. The second reduced spacers can be 30 to
21 70% smaller in terms of height and/or width compared to the original second
22 spacer.

23

24

25 In a second option, we can etch and remove PFET and NFET
26 caps 38 and 40 and remove only a top portion of the second PFET pacers 52 and
27 the second NFET spacers 50 to create the (reduced) second spacers 51 53.

1 ***F. form the NFET Source/drains***

2 Referring to figure 7, we form a PFET mask 83 over the PFET
3 region 14.

4 Still referring to figure 7, we implant 61 N-type ions into NFET
5 region to form the NFET Source/drains 60.

6 Next, as shown in figure 8, we remove the PFET mask 83.

7 ***G. perform an anneal to form final junctions.***

8
9 We then perform an anneal to form final junctions.

10
11 The PFET S/D epitaxial Si layer 75 is doped by the outdiffusion of
12 impurities (boron) from the embedded S/D 74.

13 The anneal is preferably performed at a temperature between
14 900 C and 1350 C for a time between 10 microsec and 5 sec. The anneal is
15 preferably a spike anneal.

16 The P-type dopant from the embedded S/D 74 diffuses down into
17 the substrate to form final PFET S/D junctions 74A.

18

19 ***H. Silicide process***

20

21 As shown in figure 9, silicide can be formed over the gates and
22 source/drain regions. On the NFET, gate silicide layer 84 and raised S/D silicide
23 layer 86 are formed over NFET gate 36 and NFET raised S/D 60 79. On the PFET
24 region 14, gate silicide layer 88 and S/D silicide layer 90 is formed over PFET gate
25 34 and stressor regions 74 (and Si epitaxial layer 75 if not totally consumed by the
26 silicide process).

27 To form silicide, we first deposit a metal layer such as essentially
28 Ni, Pt, NiPt, NiPd or Co, or combinations thereof and most preferably NiPt over the

1 substrate surface, the NFET region 16 and the PFET region 14. Then, we anneal
2 the substrate 10 to convert the metal to metal-silicides. We remove the unreacted
3 metal layer with a selective metal etch process (preferably wet etch). After this
4 step, an optional heat treatment is performed to form metal-silicides of desired
5 silicide phases with low sheet resistance values.

7 ***I. further processing***

8 Subsequent processing can continue, (see figure 10) such as the
9 formation: of a stress liner (e.g., SiN) 92 over the substrate and FET devices. The
10 stress liner can create a compressive stress on the PFET channel. The reduced
11 width PFET spacers 53 on the PFET gate can increase the compressive stress to
12 the PFET channel.

13
14 Also, we can form an interlevel dielectric layer, contacts, and
15 overlying dielectric layers and interconnects.

16 ***J. non-limiting example embodiments***

17 In the above description the order of the steps can be changed.
18 In the above description numerous specific details are set forth such as flow rates,
19 pressure settings, thicknesses, etc., in order to provide a more thorough
20 understanding of the present invention. Those skilled in the art will realize that
21 power settings, residence times, gas flow rates are equipment specific and will
22 vary from one brand of equipment to another. It will be obvious, however, to one
23 skilled in the art that the present invention may be practiced without these details.
24 In other instances, well known process have not been described in detail in order
25 to not unnecessarily obscure the present invention.

26 Although this invention has been described relative to specific
27 insulating materials, conductive materials and apparatuses for depositing and
28 etching these materials, it is not limited to the specific materials or apparatuses but

1 only to their specific characteristics, such as conformal and nonconformal, and
2 capabilities, such as depositing and etching, and other materials and apparatus
3 can be substituted as is well understood by those skilled in the microelectronics
4 arts after appreciating the present invention

5 Given the variety of embodiments of the present invention just
6 described, the above description and illustrations show not be taken as limiting the
7 scope of the present invention defined by the claims.

8 While the invention has been particularly shown and described
9 with reference to the preferred embodiments thereof, it will be understood by those
10 skilled in the art that various changes in form and details may be made without
11 departing from the spirit and scope of the invention. It is intended to cover various
12 modifications and similar arrangements and procedures, and the scope of the
13 appended claims therefore should be accorded the broadest interpretation so as to
14 encompass all such modifications and similar arrangements and procedures.

15
16
17
18
19

What is claimed is:

CLAIMS

1. A semiconductor device comprising:
a substrate comprising a first semiconductor material having first and second active regions, wherein the first and second active regions comprise first and second transistor gate structures of first and second transistors, the substrate having a top substrate surface;
recesses in the second active region adjacent to the second transistor gate structure, wherein a fill layer is disposed in the recesses, the fill layer comprises a second semiconductor material having a top surface disposed above the top substrate surface;
first source/drain (s/d) layers disposed in the first active region adjacent to the first gate structure and second s/d layers disposed over the fill layer in the second active region, wherein the first s/d layers and the second s/d layers comprise a s/d semiconductor material, the first and second s/d layers have different thicknesses, wherein a top surface of the first s/d layers is substantially co-planar with a top surface of the second s/d layers.
2. The device of claim 1 wherein the first transistor comprises an n-type transistor and the second transistor comprises a p-type transistor.
3. The device of claim 1 wherein the first semiconductor material comprises Si and the second semiconductor material comprises SiGe.
4. The device of claim 1 wherein the first active region comprises first type ions.
5. The device of claim 1 wherein the fill layer comprises a SiGe layer doped with first type ions.

6. The device of claim 5 wherein the fill layer is an in-situ doped epitaxial layer.
7. The device of claim 1 further comprises a stressor layer over the substrate and first and second transistor gate structures.
8. The device of claim 5 wherein the first type ions comprise p-type ions.
9. The device of claim 4 wherein the first type ions comprise p-type ions.
10. A semiconductor device comprising:
 - a substrate comprising a first semiconductor material having first and second active regions, wherein the first and second active regions comprise first and second transistor gate structures of first and second transistors, the substrate having a top substrate surface;
 - stressors comprising a second semiconductor material in the second active region adjacent to the second transistor gate structure, wherein the stressors comprise a top surface disposed above the top substrate surface;
 - first s/d layers disposed on the substrate in the first active region adjacent the first gate structure and second s/d layers disposed on the stressors in the second active region, wherein the first s/d layers and the second s/d layers comprise a s/d semiconductor material, the first and second s/d layers have different thicknesses, wherein a top surface of the first s/d layers is substantially co-planar with a top surface of the second s/d layers.
11. The device of claim 10 wherein the first transistor comprises n-type transistor and the second transistor comprises a p-type transistor.

12. The device of claim 11 wherein the first and second s/d layers form first and second raised s/d structures of the first and second transistors.
13. The device of claim 10 wherein the first and second s/d layers form first and second raised s/d structures of the first and second transistors.
14. The device of claim 10 wherein the first s/d layer over the first active region comprises raised diffusion structures doped with first type ions.
15. The device of claim 14 wherein the stressors comprise SiGe doped with ions of a second type.
16. The device of claim 15 wherein the second type ions comprise p-type.
17. The device of claim 14 wherein the stressors comprise SiGe doped with ions of a second type and the first and second s/d layers comprise Si.
18. The device of claim 10 wherein the stressors comprise a fill layer filling recesses in the second active region adjacent to the second transistor gate structure.
19. A semiconductor device comprising:
 - a substrate comprising a first semiconductor material having first and second active regions, wherein the first and second active regions comprise first and second transistor gate structures of first and second transistors, the substrate having a top substrate surface;

stressors comprising a second semiconductor material in the second active region adjacent to the second transistor gate structure;

first s/d layers disposed on the substrate in the first active region adjacent the first gate structure and second s/d layers disposed on the stressors in the second active region, wherein the first s/d layers and the second s/d layers comprise a s/d semiconductor material, the first and second s/d layers have different thicknesses, wherein a top surface of the first s/d layers is substantially co-planar with a top surface of the second s/d layers.

20. The semiconductor device of claim 19 wherein the stressors comprise a top surface above the substrate.

21. The semiconductor device of claim 10 wherein the first semiconductor material comprises Si and the second material comprises SiGe.

22. The semiconductor device of claim 1 wherein the s/d semiconductor material comprises the first semiconductor material.

23. The semiconductor device of claim 10 wherein the s/d semiconductor material comprises the first semiconductor material.

24. The semiconductor device of claim 19 wherein the s/d semiconductor material comprises the first semiconductor material.