

A memory and an adaptive timing system for controlling access to the memory

Filed of the Invention

5 The invention relates generally to memory devices, methods, and systems, and more particularly, to timing for memory accesses.

Background of the Invention

10 Many electronic systems and virtually every computer include a memory to store information. For temporary storage, many systems use random access memory (RAM) for high access speed and low cost. Several types of RAM and other memory devices have been and continue to be developed as computers and other electronic systems evolve.

15 To store and retrieve information using a memory, data is asserted on multiple data lines by a data source device. In a purely synchronous system, data output and capture are referenced to a common free-running system clock. The maximum data rate for such as system, however, is reached when the sum of output access time and flight time approaches the bit time (the reciprocal of the data rate). Although generating delayed clocks for early data launch and/or late data capture allows for increased data rates, such techniques do not account for movement of the data valid window (DVW, or data eye) relative to any fixed clock signal, for example due to changes in temperature, voltage, or loading.

20 Many memories, such as various double data rate synchronous dynamic RAM (DDR SDRAM), operate in conjunction with a data strobe to perform the memory access when data on the data lines is most likely to be valid. Data strobes are non-free-running signals driven by the device that is driving the data signals (the memory controller for WRITE operations, the memory for READ operations). For READ operations, the data strobe
25 signals are edge-aligned with the data signals such that all data and the data strobes are to be asserted by the memory using the same internal clock signal. Consequently, the data signals and the data strobe signals are generated at nominally the same time.

30 A typical memory, however, does not generate data strobes in the middle of the DVW. Consequently, an external system reading the memory typically delays reading the data lines until valid data is present on the data lines. The memory controller is typically configured to delay the received strobe to the center of the DVW. Many memory systems synchronize memory accesses using delay locked loop (DLL) circuits to generate an appropriate delay following the data strobe. DLL circuits, however, consume considerable

area in an already crowded integrated circuit. Using strobes and DLL circuits also presents difficulties in testing components for quality control. Further, many systems use memory controllers that control several different and independent memory modules.

In addition, to insert appropriate delays for each of the memory modules, memory controllers often include slave DLL circuits dedicated to each memory module and a master DLL circuit for controlling operation of the slave DLL circuits. Each additional DLL circuit requires additional area in the integrated circuit, thus tending to increase the size, cost, power consumption, and complexity of the memory system. The problems are exacerbated by the addition of multiple master DLL circuits, each associated with one or more bytes on a bus.

Summary of the Invention

A memory system and method according to various aspects of the present invention includes a memory and an adaptive timing system for controlling access to the memory. The adaptive timing system captures data in a data valid window (DVW) in a data signal. In one embodiment, the adaptive timing system includes a delay circuit for sampling the data signal at a midpoint of the DVW. The adaptive timing system may also include an identifying circuit for identifying whether the midpoint of the DVW corresponds to an actual midpoint of the DVW and adjusting the delay circuit accordingly.

Brief Description of the Drawings

The present invention is illustrated by way of example and not limitation in the accompanying figures, in which like references indicate similar elements, and in which:

Figure 1 is a block diagram of an electronic system according to various aspects of the present invention;

Figure 2 is a block diagram of a memory system;

Figure 3 represents signal waveforms for a clock signal, a complementary clock signal, and a plurality of data signals;

Figure 4 is a block diagram of an adaptive timing system;

Figure 5 is a flow diagram of a calibration process; and

Figure 6 is a flow diagram of a timing adjustment process.

Elements and connections in the figures are illustrated for simplicity and clarity and have not necessarily been drawn to scale. For example, the dimensions of some of the

elements in the figures may be exaggerated relative to other elements to help to improve understanding of embodiments of the present invention.

Detailed Description of Exemplary Embodiments

5 The subject matter of the present invention is particularly suited for use in connection with electronic systems using memory components, such as SDRAMs. As a result, the preferred exemplary embodiment of the present invention is described in that context. It should be recognized, however, that such description is not a limitation on the use or applicability of the present invention, but is instead provided to enable a full and complete
10 description of an exemplary embodiment.

Referring to Figure 1, an electronic system 100 according to various aspects of the present invention may include a processor 102, a memory system 104, and a data source and/or destination 106. The electronic system 100 comprises a system using a memory, such as a conventional personal computer system. The electronic system 100 may comprise,
15 however, any suitable electronic system, such as a communication system, computing system, entertainment system, control system, portable electronic device, audio component, or factory control system, and the various components may differ according to the particular system and environment. The processor 102 generally controls operation of the electronic system, and may comprise any appropriate processor or controller, such as an Intel, Texas
20 Instruments, or Advanced Micro Devices microprocessor. The data sources and/or destinations 106 may comprise any suitable components in the electronic system 100 for sending and/or receiving data, including conventional peripherals such as a hard drive, optical storage system, tape storage system, printer, display, keyboard, tracking device, or the like. The data source/destination 106 is an illustrative component that may be primarily
25 a data source (such as a keyboard or sensor), a data destination (such as a display or speaker), or both (such as a hard drive or transceiver).

The memory system 104 comprises a storage system for storing data. The memory system 104 may comprise any appropriate memory system for storing data and transferring data between the memory system 104 and the data source/destination 106 or processor 102.

30 Referring to Figure 2, in the present embodiment, the memory system 104 includes one or more memory modules 210A, B and a memory controller 212. The memory modules 210 may comprise any system for storing data, such as a conventional ROM, SRAM, DRAM, SDRAM, or any other suitable storage system. In the present embodiment, the memory

modules 210 comprise DDR SDRAMs from Micron, such as Micron MT46V64M4 256Mb DDR SDRAMs.

The memory controller 212 controls access to, including data transfers to and from, the memory module 210, and may perform further functions and operations as well. Data
5 may be exchanged between the memory system 104 and the data source/destination 106 along a set of n data lines according to any appropriate method or technique. In the present embodiment, a conventional data transfer process transfers data by capturing data in a data valid window (DVW) of a data signal. For example, referring to Figure 3, in a source synchronous system according to the present embodiment, data is suitably asserted on the
10 data lines upon the crossing of a clock signal (CK) and a complementary clock signal (CK#). A first period of time (t_{ACQMAX}) passes before all of the data bits (DQs) are valid, which defines a leading edge 310 of the DVW 300. The data bits remain valid during the DVW 300 until a second period of time (t_{ACQMIN}) before the next clock signal crossing, which defines the trailing edge 312 of the DVW 300. The duration of the DVW 300 may change,
15 for example due to load, temperature, and/or voltage variations. Similarly, the positions of the trailing and leading edges 310, 312 of the DVW 300 may change relative to the clock signals.

The memory controller 212, among other things, controls the timing of access operations to the memory modules 210, such as to enhance the capture of accurate data. To
20 optimize data capture, the memory controller 212 of the present embodiment captures data at the approximate midpoint of the DVW 300. The memory controller 212 further suitably identifies changes in the duration and relative position of the DVW 300.

Referring again to Figures 2 and 3, in the present embodiment, the memory controller 212 includes an adaptive timing system 214 for controlling access to the memory modules
25 210. Generally, the adaptive timing system 214 controls the time at which the data is latched for transfer to or from the memory modules 210. The timing is suitably controlled to latch data at a time when the asserted data is most likely to be valid. Accordingly, the adaptive timing system 214 identifies the location of the DVW 300 in the data signal. In addition, the adaptive timing system 214 may track changes in the DVW 300.

30 The DVW 300 and changes in its characteristics may be identified in any suitable manner. For example, the adaptive timing system 214 suitably identifies and tracks changes in the leading and trailing edges 310, 312 of the DVW 300. By identifying the leading and trailing edges 310, 312 of the DVW 300 and changes in positions of the respective edges

310, 312, the midpoint of the DVW 300 may be approximated and the optimal access time may be adjusted. Further, by oversampling and tracking multiple points in a timing signal, other characteristics, such as the rate at which the midpoint and the respective edges 310, 312 change, may be tracked as well.

5 In addition, the memory controller 212 may use different operating characteristics for different memory modules 210. For example, a first module 210A near a heat source may heat up and change its DVW 300 faster than another memory module 210B. The memory controller 212 suitably uses different DVW 300 characteristics for each module 210A, B, such as different midpoints and DVW edges 310, 312. Further, the memory controller 212
10 may include multiple adaptive timing systems 214. For example, multiple adaptive timing systems 214 are suitably dedicated to each bit, nibble, byte, or other set of data presented on the data lines.

To identify the leading and trailing edges 310, 312 of the DVW 300, the adaptive timing system 214 of one embodiment compares signal values at nominal leading and trailing edges 310, 312 of the DVW 300 to a signal value at a nominal midpoint. If the
15 adaptive timing system 214 samples a toggling signal at the approximate actual midpoint of the DVW 300, then the samples at the nominal leading and trailing edges 310, 312 of the DVW 300 tend to be substantially identical to the sample at the approximate actual midpoint of the DVW 300. Samples beyond the leading and trailing edges 310, 312, however, tend to
20 differ from the samples within the DVW 300.

Referring to Figure 4, in the present embodiment, the adaptive timing system 214 includes a delay circuit 410, a plurality of latch circuits 412, and at least one compare circuit 414. Generally, the delay circuit 410 asserts multiple delay clock signals at different times with respect to a timing signal and/or data signal. The latch circuit 412 receives the timing
25 signal and/or data signal from the data source 106 and delay clock signals from the delay circuit 410 to latch data at the time of the delay clock signal, and provides the latched signal to the compare circuit 414 and the data destination 106. The compare circuit 414 receives latched signals from the latch circuits 412 sampled at different times, compares the latched signals to identify differences among them, and may adjust the timing of the delay clock
30 signals generated by the delay circuit 410 accordingly.

In particular, the delay circuit 410 of the present embodiment asserts multiple signals at different times. The delay circuit 410 may comprise any appropriate system for generating signals at different times, such as a programmable multi-tap delay line. The

delays programmed into the taps may correspond to any appropriate intervals and any appropriate DVW 300 size. For example, the delay circuit 410 may comprise a three-tap delay line having a center tap corresponding to the nominal approximate midpoint of the DVW 300. The other two taps suitably correspond to a setup guardband and a hold guardband, respectively, on either side of the DVW 300 nominal midpoint. The delay circuit 410 also receives an internal clock signal 416, for example a general free-running memory controller 212 clock signal, that suitably operates at a higher frequency than the data signal to facilitate multiple sampling of the timing and/or data signal in the DVW 300.

The guardband intervals are suitably separated from the DVW 300 nominal midpoint by any duration selected to identify variation in the DVW 300 characteristics and correspond a desired DVW 300 duration. In the present embodiment, the guardbands are set approximately, or slightly less than, half the expected duration of the DVW 300 from the nominal midpoint. Consequently, the first tap corresponds to a delay immediately after the leading edge 310 of the DVW 300 (the nominal leading edge), and the third tap similarly corresponds to a delay immediately before the trailing edge 312 of the DVW 300 (the nominal trailing edge). The delay associated with each tap may be adjustably programmed, such as to correspond to an adjusted midpoint of the DVW 300 as it moves, for example due to temperature and/or voltage variations.

The latch circuit 412 receives data from the data source 106 and latches input data at its output upon receipt of a delay clock signal from the delay circuit 410. The latch circuit 412 may comprise any suitable system for asserting and holding data upon receipt of a delay clock signal. In the present embodiment, each output of the delay circuit 410 is connected to a corresponding latch circuit 412. Each latch circuit 412 comprises a circuit for latching an input value at an output upon assertion of a latch signal. Each latch circuit 412 may comprise a circuit having a data input, a clock input for the latch signal, and an output, such as a flip-flop. The data input is connected to the data source 106, for example via a buffer 418. In the present embodiment, the data source 106 is the memory module 210. The clock input is connected to the corresponding tap outputs of the delay circuit 410, and the latch circuit output is connected to the compare circuit 414. The output of the center latch circuit is also connected to the data destination 106. When the various taps of the delay circuit 410 assert their respective delay clock signals, each latch circuit 412 is activated to capture the input data received by the latch circuit 412 when the delay clock signal is asserted. Thus,

each latch circuit 412 captures data received from the data source 106 at different times, such as the midpoint and the leading and trailing edges 310, 312 of the timing and/or data signal.

The compare circuit 414 receives latched data from at least two of the latch circuits 412 and compares the data to generate an output signal. The compare circuit 414 may
5 comprise any system for determining whether signals are substantially identical or different. In the present embodiment, the compare circuit 414 comprises a conventional compare circuit receiving input signals from the center latch circuit 412B and one of the other latch circuits 412A, C. The compare circuit 414 compares the signals and determines whether a
10 difference between the signals exceeds a selected threshold. If so, the compare circuit 414 generates a first comparison signal (such as a logic HIGH signal); if not, the compare circuit 414 generates a second comparison signal (such as a logic LOW signal).

The memory system 104 is suitably configured to respond to the signals from the compare circuit 414 in any appropriate manner, such as to determine whether and how much
15 to adjust the delays associated with one or more of the delay circuit 410 taps. By responding to the compare circuit 414 signals, the delay circuit 410 may adjust the delays associated with the delay circuit 410 taps to a desired position relative to the data signal. When a compare circuit 414 indicates that the signals received from the latch circuits 412 are substantially identical, then the signal near the nominal edge (leading edge 310 or trailing
20 edge 312) matches the signal at the nominal midpoint. Therefore, the signal at the nominal edge is within the DVW 300. If the signals do not substantially match, then the signal associated with the nominal edge is outside the DVW 300, thus indicating a change in the DVW 300. Accordingly, the delays for the various delay circuit 410 taps may be adjusted to shift the center tap to the approximate midpoint of the DVW 300.

In the present embodiment, the memory controller 212 adjusts the delays associated
25 with the three delay taps in accordance any appropriate method or algorithm. For example, when the compare circuit 414 indicates that the DVW 300 has moved, the delay associated with each tap may be changed to shift the delays associated with the various taps to move the nominal approximate midpoint closer to the actual midpoint of the DVW 300. The delays associated with the outer taps may be similarly adjusted to place the nominal approximate
30 edges associated with the outer taps closer to the actual leading and trailing edges 310, 312 of the DVW 300. For example, one or more cycles or half-cycles of the memory controller 212 clock may be added to or subtracted from the current delay values of the various taps.

The adjustments to the delay circuit may be made in any appropriate manner. For example, the particular technique for adjusting the delays may be selecting to decrease the effects of noise or other short term effects on the system. In one embodiment, the memory controller may require two or more consecutive indications from the compare circuit 414 that the DVW 300 has moved. Further, the memory controller may have adjustment limits so that the delays associated with the taps may be adjusted a limited number of times during a particular time interval or up to a limited magnitude of adjustment. The type and value of such limits may be selected according to any criteria for a particular system or application.

The memory system 104 may initially calibrate the adaptive timing system 214. Calibration provides initial values for the nominal midpoint and leading and trailing edges 310, 312. The initial values may be provided in any appropriate manner, such as by using preselected default values or testing for DVW 300 information. For example, referring to Figure 5, for a calibration process of the present embodiment, the memory controller 212 initially requests a known timing signal from the relevant memory module 210 (step 510). The timing signal may be any suitable signal, such as a predetermined timing signal, a conventional strobe signal, a WRITE and READ operation to generate a known signal, or the data signal itself. In one embodiment, the timing signal is a toggling signal alternating between binary high and low signals.

When the timing signal is asserted, the memory controller 212 samples the timing signal at several points in the timing signal (step 512), for example using the adaptive timing circuit. In the present embodiment, the memory controller suitably samples the timing signal over several points within one or more cycles of the timing signal to conduct a sweep of the timing signal. The samples may then be analyzed to identify the approximate leading and trailing edges 310, 312 of the signal's DVW 300 (steps 514, 516) and calculate the approximate midpoint relative to the free-running clock (step 518). For example, the memory controller 212 may identify a first and a last sample following a data strobe that achieve a threshold value known to be in the timing signal. The delay circuit 410 is then suitably programmed to place the center tap delay at the approximate midpoint of the DVW 300 and the outer taps near the approximate leading and trailing edges 310, 312 (step 520). The memory system 104 may then proceed with normal operation, using the center tap as the latch circuit signal to capture data. The calibration process may be repeated at any time, such as at periodic intervals.

After the memory system 104 has been calibrated, the system may be adjusted at any desired time. While the memory system 104 operates, the adaptive timing system 214 may check the DVW 300 to determine whether the midpoint of the DVW 300 has drifted. The adaptive timing system 214 may check the DVW 300 at any time, for example continuously,
 5 at periodic intervals, or upon expiration of a timer. Further, the adaptive timing system 214 may adjust the nominal midpoint and leading and trailing edges 310, 312 in the event of drift. If the memory controller 212 operates with multiple memory modules 210 or sections, the adaptive timing system 214 may perform an adjustment process for each memory module 210A, B or section of memory.

10 For example, as the memory module 210 heats up, the DVW 300 may move. The memory system 104 may be configured to occasionally check the DVW 300, such as in accordance with a thermal and/or voltage time constant of the system. For example, the memory controller 212 may provide a CALIBRATE command to the memory to request the timing signal at regular intervals no longer than the thermal and/or voltage time constant. In
 15 another embodiment, the memory controller 212 may include a time constant timer to trigger the adjustment process. If the memory controller 212 reads a toggling pattern (such as using the data signal) in normal operation sufficient to verify the characteristics of the DVW 300, the time constant timer may be reset. If the time constant timer expires, the adjustment process may then be initiated. Thus, the adaptive timing system 214 may continuously
 20 sample the strobes on READ operations and update the delay circuit 410 opportunistically when no READ operations are occurring. Consequently, the full adjustment process is performed only when a sufficient pattern has not been received and the time constant timer has expired.

Referring to Figure 6, the memory controller 212 of the present embodiment
 25 performs a timing adjustment process by receiving the timing signal, which may be any appropriate signal for identifying shifts in the DVW 300, such as a predetermined signal generated by the memory module 210, the conventional strobe signal, or the data signal itself. When the timing signal is received, the delay circuit 410 taps generate signals that cause the latch circuits 412 to capture the signal at various times (step 610), such as at the
 30 nominal leading and trailing edges 310, 312 and midpoint. The output signals from the latch circuits 412 are provided to the compare circuits 414 that compare the various signals to determine whether the leading and/or trailing edges 310, 312 of the data signal have shifted. For example, the compare circuit 414A may compare the leading edge 310 data to the

midpoint (step 612). If the data are the same (step 614), then the nominal leading edge 310 is still within the DVW 300, and no adjustment is necessary. If the data are not the same, then the DVW 300 has moved. Accordingly, the nominal leading and trailing edges 310, 312 and midpoint may be increased a selected amount (step 616) or according to any
5 selected criteria or algorithm.

Similarly, the compare circuit 414B may compare the trailing edge 312 data to the midpoint data (step 618). If the data are the same (step 620), then the nominal trailing edge 312 is still within the DVW 300, and no adjustment is necessary. If the data are not the same, then the DVW 300 has moved. Accordingly, the nominal leading and trailing edges
10 310, 312 and midpoint may be decreased a selected amount (step 622) or according to any selected criteria or algorithm. Thus, the delay circuit 410 is suitably programmed to shift the various delays associated with the taps so that the center tap is repositioned to an adjusted midpoint and adjusted leading and trailing edges 310, 312.

The present embodiment is described in conjunction with a delay circuit 410 having
15 three taps, one for the nominal midpoint and two for the nominal leading and trailing edges 310, 312 of the DVW 300. Additional taps may be provided, however, to collect data about other portions of the data signal. For example, additional taps may be assigned to intervals between the midpoint and the edges 310, 312 of the DVW 300 and may be similarly connected to compare circuits 414. The data collected by latch circuits 412 connected to the
20 additional taps may be used to identify changes in the DVW 300 as well as the rate at which the changes in the DVW 300 are occurring.

Benefits, other advantages, and solutions to problems have been described with regard to specific embodiments. However, the benefits, advantages, solutions to problems, and any element(s) that may cause any benefit, advantage, or solution to occur or become
25 more pronounced are not to be construed as a critical, required, or essential features or elements of any or all the claims. The terms "comprises," "comprising," or any other variation, are intended to cover a non-exclusive inclusion, such that a process, method, article, or apparatus that comprises a list of elements does not include only those elements, but may include other elements not expressly listed or inherent to such process, method,
30 article, or apparatus.

In the foregoing specification, the invention has been described with reference to specific embodiments. However, various modifications and changes can be made without departing from the scope of the present invention as set forth in the claims. Accordingly, the

28 July 2006

specification and figures are to be regarded in an illustrative rather than a restrictive sense, and all such modifications are intended to be included within the scope of present invention as claimed.

Claims:

1. A memory controller for controlling a transfer of a datum from a data source to a data destination, comprising:

a delay circuit configured to generate a plurality of delay clock signals at different times, wherein the plurality of clock signals comprises;

a delay clock signal generated at a nominal leading edge and a nominal trailing edge of a data valid window (DVW) of a timing signal,

a delay clock signal generated at one of shortly after the nominal leading edge of the DVW and shortly before the nominal trailing edge of the DVW, and

a delay signal generated at a nominal midpoint of the DVW;

a plurality of latches responsive to the plurality of delay clock signals, wherein each latch receives a timing signal from the data source and generates a latched signal corresponding to the timing signal received from the data source in response to the delay clock signal; and

a compare circuit responsive to a plurality of the latched signals from the plurality of latches, wherein the compare circuit is configured to generate a comparison signal corresponding to a difference between the plurality of the latched signals.

2. A memory controller according to claim 1, wherein the compare circuit is configured to generate the comparison signal according to a difference between a latched signal corresponding to the one of the delay signal generated shortly after the nominal leading edge and the delay signal generated shortly before the nominal trailing edge, and a latched signal corresponding to the delay signal generated at the nominal midpoint.

3. A memory controller according to claim 1, wherein the delay circuit is responsive to the comparison signal and adjusts the timing of at least one of the delay clock signals according to the comparison signal.

4. A memory controller according to claim 1, wherein the data source exhibits at least one of a voltage time constant and a thermal time constant, and the delay circuit is

configured to generate the delay clock signals at intervals substantially equal to or less than the at least one of the voltage time constant and the thermal time constant.

5. A memory controller according to claim 1, wherein the delay circuit comprises a multi-tap delay line.

6. A memory controller according to claim 1, wherein the delay circuit is configured to generate the plurality of delay clock signals in conjunction with a free-running clock signal.

7. An electronic system, comprising:

a data source configured to generate a data signal and a timing signal;

a data destination;

means for analyzing the timing signal from the data source, wherein the timing signal analyzing means identifies a data valid window (DVW) in the data signal according to the timing signal;

means for capturing data in the DVW in the data signal from the data source, wherein the data capturing means is configured to generate a delay clock signal at a nominal leading edge of the DVW, generate a delay clock signal at a nominal trailing edge of the DVW, generate a delay clock signal at one of shortly after the nominal leading edge of the DVW and shortly before the nominal trailing edge of the DVW, and generate a delay signal at a nominal midpoint of the DVW;

means for transferring the captured data to the data destination; and

means for adjusting the data capturing means according to the timing signal analyzing means.

8. An electronic system according to claim 7, wherein the data capturing means comprises a delay circuit configured to generate the delay clock signals.

9. An electronic system according to claim 8, wherein the timing signal analyzing means comprises a compare circuit configured to generate a comparison signal according to a difference between a latched signal corresponding to the delay signal generated at one of shortly after the nominal leading edge and shortly before the nominal trailing edge, and a latched signal corresponding to the delay clock signal generated at the nominal midpoint.

10. An electronic system according to claim 8, wherein the delay circuit comprises a multi-tap delay line.

11. An electronic system according to claim 8, wherein the delay circuit is configured to generate the delay clock signals in conjunction with a free-running clock signal.

12. A data transfer system for transferring data from a data source to a data destination, comprising:

a sampler configured to sample a timing signal from the data source at a plurality of times, wherein the plurality of times comprises at a nominal leading edge of a data valid window (DVW) in the timing signal, at a nominal trailing edge of the DVW, one of at a time shortly after the nominal leading edge of the DVW and at a time shortly before the nominal trailing edge of the DVW, and at a nominal midpoint of the DVW; and

a compare circuit configured to analyze the samples from the sampler to identify a leading edge, the trailing edge, and the midpoint of the DVW.

13. A data transfer system according to claim 12, wherein the compare circuit is further configured to adjust the plurality of times at which the sampler is configured to sample the timing signal.

14. A data transfer system according to claim 12, wherein the compare circuit is further configured to adjust at least one of the plurality of times at which the sampler is configured to sample the data signal to correspond to at least one of the identified leading edge, trailing edge, and midpoint of the DVW.

15. A data transfer system according to claim 12, wherein:
the compare circuit is configured to compare the samples from shortly after the nominal leading edge and shortly before the nominal trailing edge to the sample from the nominal midpoint.

16. A data transfer system according to claim 12, wherein the sampler comprises a multi-tap delay line.

17. A data transfer system according to claim 12, wherein the sampler is configured to sample a timing signal from the data source at a plurality of times in conjunction with a free-running clock signal.

18. A memory control system for controlling access to a memory module, comprising:

a sampling circuit for taking samples from a timing signal, wherein the samples comprise a sample from a nominal leading edge of a data valid window (DVW) in the timing signal, a sample from a nominal trailing edge of the DVW, at least one of a sample from a time shortly after the nominal leading edge of the DVW and a sample from a time shortly before the nominal trailing edge of the DVW, and a sample at a nominal midpoint of the DVW; and

an analysis circuit for receiving the samples from the sampling circuit and identifying the DVW according to the timing signal.

19. A memory control system according to claim 18, wherein the sampling circuit generates a data capture signal at the approximate midpoint of the DVW.

20. A memory control system according to claim 18, wherein the analysis circuit is configured to adjust the samples taken by the sampling circuit to take a midpoint sample at an approximate midpoint from the DVW.

21. A memory control system according to claim 18, wherein the analysis circuit compares the nominal midpoint sample to the at least one sample to the at least one of the sample from a time shortly after the nominal leading edge and the sample from a time shortly before the nominal trailing edge.

22. A memory control system according to claim 18, wherein the analysis circuit comprises a multi-tap delay line.

23. A memory control system according to claim 18, wherein the sampling circuit takes the samples in conjunction with a free-running clock signal.

24. A memory controller for controlling transfers of data from a data source to a data destination, comprising:

a timing circuit for generating a plurality of capture signals, wherein the timing circuit identifies a leading edge and a trailing edge of a data valid window (DVW) of a timing signal and generates at least one of a first capture shortly after the nominal leading edge of the DVW and a second capture signal shortly before the nominal trailing edge, and generating a third capture signal at a nominal midpoint.

25. A memory controller according to claim 24, further comprising an analysis circuit, wherein the analysis circuit is configured to adjust the timing of the capture signals generated by the timing circuit according to at least one of the identified leading edge and identified trailing edge of the DVW.

26. A memory controller according to claim 25, wherein the analysis circuit is configured to selectably adjust the timing of the capture signals generated by the timing circuit according to at least one of a voltage time constant and a thermal time constant associated with the data source.

27. A memory controller according to claim 24, further comprising a free-running clock circuit configured to generate a clock signal, wherein the timing circuit generates the capture signals in conjunction with the clock signal.

28. A memory controller according to claim 24 wherein the timing circuit generates the capture signals at a nominal midpoint of the DVW.

29. A memory controller according to claim 24, wherein the timing circuit comprises a multi-tap delay line.

30. A method of transferring data from a data source to a data destination, comprising:

sampling a signal to identify at least one of an approximate leading edge and an approximate trailing edge of a data valid window (DVW) by sampling the signal at one of shortly after a nominal leading edge and shortly before a nominal trailing edge; and

adjusting at least one of the nominal leading edge and the nominal trailing edge of the DVW according to at least one of the identified approximate leading edge of the DVW and the identified approximate trailing edge of the DVW.

31. A method of transferring data according to claim 30, further comprising capturing data at an approximate midpoint of the DVW.

32. A method of transferring data according to claim 30, further comprising:
sampling the signal at a nominal midpoint; and
comparing a sample from the nominal midpoint of the DVW to the sample from at least one of shortly after the nominal leading edge and shortly before the nominal trailing edge of the DVW.

33. A method of transferring data from a data source to a data destination, comprising:
sampling a timing signal from the data source at a nominal leading edge and at a nominal trailing edge of a data valid window (DVW);
sampling the timing signal at one of shortly after the nominal leading edge of the DVW and shortly before the nominal trailing edge of the DVW;
identifying the DVW in the data signal according to the sampled timing signal; and
capturing the data in the identified DVW.

34. A method of transferring data according to claim 33, wherein identifying the DVW further comprises sampling at a nominal midpoint of the DVW in the timing signal and comparing the nominal midpoint sample to one of the shortly after the nominal leading edge sample and the shortly before the nominal trailing edge sample.

35. A method of transferring data according to claim 33, wherein capturing the data comprises capturing data at an approximate midpoint of the identified DVW.

36. A method of transferring data according to claim 33, further comprising adjusting the sampling of the timing signal according to the identified DVW in the data signal.

37. A method of reading data from a memory, comprising:
requesting a timing signal from the memory;
sampling the requested timing signal at an approximate nominal leading edge of a data valid window (DVW) in the requested timing signal, at an approximate nominal trailing edge of

the DVW, at one of shortly after the approximate nominal leading edge of the DVW and shortly before the approximate nominal trailing edge of the DVW;

identifying at least one of a leading edge and a trailing edge of the DVW;

calculating an approximate midpoint of the DVW based on the at least one of the leading edge and the trailing edge;

receiving a data signal from the memory; and

capturing a datum from the data signal at an approximate midpoint of a DVW of the data signal corresponding to the approximate midpoint of the DVW of the timing signal.

38. A method of reading data according to claim 37, comprising comparing the nominal midpoint sample to the at least one of the shortly after the nominal leading edge sample and the shortly before the nominal trailing edge sample.

39. A method of reading data according to claim 37, comprising adjusting the sampling of the timing sample according to the identified at least one of the leading edge and the trailing edge of the DVW.