(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization
International Bureau

(43) International Publication Date
9 October 2003 (09.10.2003)

PCT

(10) International Publication Number
WO 03/083929 A1

(51) International Patent Classification[7]: H01L 21/336, 21/265

(21) International Application Number: PCT/US03/07559

(22) International Filing Date: 13 March 2003 (13.03.2003)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
10/105,522 26 March 2002 (26.03.2002) US

(71) Applicant: ADVANCED MICRO DEVICES, INC. [US/US]; One AMD Place, Mail Stop 68, P.O. Box 3453, Snunyvale, CA 94088-3453 (US).

(72) Inventors: WEI, Andy, C.; 9323 Manchaca Rd, #125, Austin, TX 78748 (US). FUSELIER, Mark, B.; 12232 Barrel Bend, Austin, TX 78748 (US). YEH, Ping-Chin; 1137 Valley Quail Circle, San José, CA 95120 (US).

(74) Agent: COLLOPY, Daniel, R.; Advanced Micro Devices, Inc., One AMD Place, Mail Stop 68, P.O.Box 9453, Sunnyvale, CA 94088-3453 (US).


(81) Designated States *(national)*: AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, OM, PH, PL, PT, RO, RU, SD, SE, SG, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, UZ, VN, YU, ZA, ZM, ZW.

(84) Designated States *(regional)*: ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

**Published:**
— *with international search report*

*[Continued on next page]*

(54) Title: ION IMPLANTATION OF SILICON OXID LINER TO PREVENT DOPANT OUT-DIFFUSION FROM SO URCE/DRAIN EXTENSIONS




(57) Abstract: Semiconductor devices with improved transistor performance are fabricated by ion-implanting (31) a dopant into the oxide liner (30) to prevent or substantially reduce dopant out-diffusion from the shallow source/drain extensions. Embodiments include ion implanting a P-type dopant, such as B or $BF_2$, using the gate electrode (21) as a mask, to form shallow source/drain extension (23), depositing a conformal oxide liner (30), and ion implanting (31) the P-type impurity into the oxide liner (30) at substantially the same dopant concentration as in the shallow source/drain extensions (23). Subsequent processing includes depositing a spacer layer, etching to form sidewall spacers (40), ion implanting to form deep moderate or heavy source/drain implants (41) and activation annealing.

WO 03/083929 A1

*For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.*