

(19) World Intellectual Property
Organization
International Bureau



(43) International Publication Date
1 September 2005 (01.09.2005)

PCT

(10) International Publication Number
WO 2005/081596 A3

(51) International Patent Classification⁷: **H05K 1/02**

Verbena Court, Naperville, IL 60565 (US). **OGBUOKIRI, Martin, U.**; 502 Spruce Street, Aurora, IL 60506 (US).

(21) International Application Number:
PCT/US2005/004469

(74) Agent: **PAULIUS, Thomas, D.**; Molex Incorporated, 2222 Wellington Court, Lisle, IL 60532 (US).

(22) International Filing Date: 14 February 2005 (14.02.2005)

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SM, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
60/544,522 13 February 2004 (13.02.2004) US
60/583,880 29 June 2004 (29.06.2004) US


(71) Applicant (for all designated States except US): **MOLEX INCORPORATED** [US/US]; 2222 Wellington Court, Lisle, IL 60532 (US).

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI,

(72) Inventors: **REGNIER, Kent, E.**; 541 South Grace Street, Lombard, IL 60148 (US). **BRUNKER, David, L.**; 407

[Continued on next page]

(54) Title: PREFERENTIAL GROUND AND VIA EXIT STRUCTURES FOR PRINTED CIRCUIT BOARDS



(57) Abstract: A circuit board (400, 600, 800) design is disclosed that is useful in high-speed differential signal applications uses either a via arrangement or a circuit trace exit structure. A pair of differential signal vias (402, 551) in a circuit board are surrounded by an opening (410) that is formed within a ground plane (405, 590) disposed on another layer of the circuit board. The vias are connected to traces (552, 612) on the circuit board by way of an exit structure (550, 620) that includes two flag portions (555, 623) and associated angled portions that connect the flag portions to circuit board traces. In an alternate embodiment, the circuit board traces (806) that leave the differential signal vias are disposed in one layer of the circuit board above a wide ground strip (815) disposed on another layer of the circuit board in a triangular pattern when viewed in section.

WO 2005/081596 A3



FR, GB, GR, HU, IE, IS, IT, LU, MC, NL, PL, PT, RO,
SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN,
GQ, GW, ML, MR, NE, SN, TD, TG).

(88) Date of publication of the international search report:
22 December 2005

Published:

— with international search report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.