

CLAIMS

We claim:

1. A phase change device (PCD) comprising:

a first semiconductor layer made of a first semiconductor material and having a first semiconductor thickness, the first semiconductor layer further having a first interface surface and a first electrode surface, the first interface surface and first electrode surface being on opposite sides of the first semiconductor layer, the first semiconductor material transitioning between a first amorphous state and a first crystalline state at one or more first conditions;

a second semiconductor layer made of a second semiconductor material and having a second semiconductor thickness, the second semiconductor layer further having a second interface surface and a second electrode surface, the second interface surface and second electrode surface being on opposite sides of the second semiconductor layer, the first interface surface and the second interface surface being in electrical, physical, and chemical contact with one another at an interface, and the second semiconductor material transitioning between a second amorphous state and a second crystalline state at one or more second conditions;

a first electrode in physical and electrical contact with the first electrode surface of the first semiconductor layer;

a second electrode in physical and electrical contact with the second electrode surface of the second semiconductor layer,

where in the first conditions and second conditions are different.

2. A PCD, as in Claim 1, where the first condition is a lower temperature and the second condition is a higher temperature.

3. A PCD, as in Claim 2, where the lower temperature and high temperatures are caused by a voltage pulse across the first electrode and the second electrode.
4. A PCD, as in Claim 3, where the voltage pulse is a reset pulse that has a voltage magnitude high enough to transition the first semiconductor material transitioning to the first amorphous state without transitioning the second semiconductor material from the second crystalline state.
5. A PCD, as in Claim 4, where the reset pulse has a reset pulse fall time fast enough so the first amorphous state does not transition to the first crystalline state.
6. A PCD, as in Claim 5, where the all the first semiconductor material is in the first amorphous state and a first resistance across the first semiconductor material in the first amorphous state is greater than the first resistance when part of the first semiconductor material is in the first crystalline state.
7. A PCD, as in Claim 6, where the voltage pulse is a set pulse that has a voltage magnitude high enough to transition the first semiconductor material transitioning out of the first amorphous state.
8. A PCD, as in Claim 7, where the set pulse has a gradual set pulse fall time slow enough so a first semiconductor crystalline layer epitaxially grows from the interface to split the first semiconductor layer into the first semiconductor crystalline layer with an epitaxial thickness less than the first semiconductor thickness and a first amorphous remainder layer with a remainder thickness.

9. A PCD, as in Claim 8, where the epitaxial thickness is determined by the set pulse fall time.
10. A PCD, as in Claim 1, where the first semiconductor layer is split into a first semiconductor crystalline layer with an epitaxial thickness less than the first semiconductor thickness and a first amorphous remainder layer with a remainder thickness, and where a first resistance across the first semiconductor material is less than the first resistance when the first semiconductor material is in the first amorphous state and greater than the first resistance when the first semiconductor material is in the first crystalline state.
11. A PCD, as in Claim 1, further comprising a diffusion blocking layer at the interface between the first semiconductor layer and the second semiconductor layer.
12. A phase change device (PCD) comprising:
- a first semiconductor layer made of a first semiconductor material and having a first semiconductor thickness, the first semiconductor layer further having a first interface surface and a first electrode surface, the first interface surface and first electrode surface being on opposite sides of the first semiconductor layer, the first semiconductor material split into a first semiconductor crystalline layer with an epitaxial thickness less than the first semiconductor thickness and a first amorphous remainder layer with a remainder thickness;
 - a second semiconductor layer made of a second semiconductor material and having a second semiconductor thickness, the second semiconductor layer further having a second interface surface and a second electrode surface, the second interface surface and second electrode surface being on opposite sides of the second semiconductor layer, the first interface surface and the second interface surface being in electrical, physical, and chemical contact with one another at an interface, and the second semiconductor material transitioning between a second amorphous state and a second crystalline state at one or more second conditions;

a first electrode in physical and electrical contact with the first electrode surface of the first semiconductor layer;

a second electrode in physical and electrical contact with the second electrode surface of the second semiconductor layer; and

a total resistance measured between the first electrode and second electrode.

13. A PCD, as in Claim 12, where the total resistance decreases as the epitaxial thickness increases.

14. A PCD, as in Claim 12, that can have a plurality of total resistance states by changing the epitaxial thickness.

15. A PCD, as in Claim 14, where one of the plurality of total resistance states is selected by a set voltage pulse.

16. A PCD, as in Claim 12, where the first semiconductor material is germanium and the second semiconductor material is silicon.

17. A method of making a phase change device (PCD) comprising the steps of:

depositing a first electrode on a dielectric layer;

depositing a first semiconductor layer on the first electrode;

depositing a second semiconductor layer on the first semiconductor layer;

crystallizing the first semiconductor layer and the second semiconductor layer;

making the first semiconductor layer amorphous; and

splitting the first semiconductor layer into first semiconductor crystalline layer and a first semiconductor amorphous layer with set voltage pulse.

18. A method, as in Claim 17, where a heating and cooling anneal crystallizes the entire first semiconductor layer and the entire second semiconductor layer.

19. A method, as in Claim 17, where splitting the first semiconductor layer is done by heating the first semiconductor layer and allowing the first semiconductor layer to cool during a cooling time period, during which the first semiconductor crystalline layer epitaxially grows to an epitaxial thickness determined by a length of the cooling time period.

20. A method, as in Claim 19, where a resistive state of the PCD is determined by cooling time period with is determined by a set voltage pulse.