

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
21 March 2002 (21.03.2002)

PCT

(10) International Publication Number
WO 02/23694 A2

(51) International Patent Classification⁷: H02J 1/00

(21) International Application Number: PCT/US01/28919

(22) International Filing Date:
13 September 2001 (13.09.2001)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
09/663,547 15 September 2000 (15.09.2000) US

(71) Applicant: ARTESYN TECHNOLOGIES, INC.
[US/US]; 7900 Glades Road, Suite 500, Boca Raton, FL
33434 (US).

(72) Inventor: MARTINELLI, Robert, M.; 43845 Calle de
Verlardo, Temecula, CA 92592 (US).

(74) Agents: MUHA, Robert, A. et al.; Kirkpatrick & Lock-
hart LLP, Henry W. Oliver Building, 535 Smithfield Street,
Pittsburgh, PA 15222-2312 (US).

(81) Designated States (*national*): AE, AG, AL, AM, AT, AU,
AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU,
CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GI,
GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC,
LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW,
MX, MZ, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK,
SL, TJ, TM, TR, TT, TZ, UA, UG, UZ, VN, YU, ZA, ZW.


(84) Designated States (*regional*): ARIPO patent (GI, GM,
KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZW), Eurasian
patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European
patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE,
IT, LU, MC, NL, PT, SE, TR), OAPI patent (BF, BJ, CF,
CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD,
TG).

Published:

— without international search report and to be republished
upon receipt of that report

For two-letter codes and other abbreviations, refer to the "Guid-
ance Notes on Codes and Abbreviations" appearing at the begin-
ning of each regular issue of the PCT Gazette.

(54) Title: POWER FACTOR CORRECTION CONTROL CIRCUIT AND POWER SUPPLY INCLUDING SAME



(57) Abstract: A power factor correction circuit for a boost power supply, wherein the boost power supply includes a boost converter responsive to a rectified AC line voltage. According to one embodiment, the power factor correction circuit includes a voltage feedback amplifier having a first input terminal responsive to an output voltage of the boost converter, a switching multiplier circuit having a first input terminal connected to an output terminal of the voltage feedback amplifier and a second input terminal responsive to the rectified AC line voltage, a current feedback amplifier having a first input terminal connected to an output terminal of the switching multiplier circuit and having a second input terminal responsive to an input current of the boost converter, and a pulse width modulator control circuit having an input terminal connected to an output terminal of the current feedback amplifier and having an output terminal for connection to a pulse width modulated switch of the boost converter.

WO 02/23694 A2