




1/16
FIG. 1

2/16
FIG. 2





4/16
FIG. 3B







FIG. 3C




5/16
FIG. 3D




6/16
FIG. 3E




7/16
FIG. 4



8/16
FIG. 5A





10/16
FIG. 6A






FIG. 6B




11/16
FIG. 6C




(c) Vertical interconnect formation (Cu wire or pillar)

FIG. 6D




(d) Chip 2 wafer assembly

12/16
FIG. 6E


(e) Wafer level compression molding

13/16
FIG. 6F




(f) Formation of hemispherical cavity on top of vertical interconnect & optional surface finishing

14/16
FIG. 6G



(g) Wafer de-bond from glass wafer

15/16
FIG. 6H



(h) Singulation & solder balls drop

FIG. 6I

