

(19) World Intellectual Property Organization
International Bureau



162162

(43) International Publication Date
2 August 2001 (02.08.2001)


PCT

(10) International Publication Number
WO 01/55843 A1

- (51) International Patent Classification⁷: **G06F 9/30**, 9/302, 9/34, 9/38
- (74) Agents: **ALFORD, William, E.** et al., Blakely, Sokoloff, Taylor & Zafman, 12400 Wilshire Blvd., 7th Floor, Los Angeles, CA 90025-1026 (US)
- (21) International Application Number: **PCT/US01/02627**
- (22) International Filing Date: 25 January 2001 (25.01.2001)
- (81) Designated States (*national*): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CR, CU, CZ, DE, DK, DM, DZ, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, UZ, VN, YU, ZA, ZW.
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data:
09/494,608 31 January 2000 (31.01.2000) US
- (71) Applicant: **VXTEL, INC.** [US/US], 47224 Mission Falls Court, Fremont, CA 94539 (US).
- (84) Designated States (*regional*): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).
- (72) Inventors: **GANAPATHY, Kumar**; 365 Flowerlane, Mountain View, CA 94043 (US). **KANAPATHIPILLAI, Ruban**; 39117 Sundale Drive, Fremont, CA 94538 (US).

[Continued on next page]

(54) Title: METHOD AND APPARATUS FOR INSTRUCTION SET ARCHITECTURE HAVING DYADIC DIGITAL SIGNAL PROCESSING INSTRUCTIONS



(57) Abstract: The instruction set architecture (ISA) for application specific signal processor (ASSP) is tailored to digital signal processing applications. The instruction set architecture implemented with the ASSP is adapted to DSP algorithmic structures. The instruction word of the ISA is typically 20 bits but can be expanded to 40 bits to control two instructions to be executed in series or parallel. All DSP instructions of the ISA are dyadic DSP instructions performing two operations with one instruction in one cycle. The DSP instructions or operations in the preferred embodiment include a multiply instruction (MILT) (504), an addition instruction (ADD)(510), a minimize/maximize instruction (MIN/MAX) also referred to as an extrema instruction, and a no operation instruction (NOP) each having an associated operation code ("opcode"). The present invention efficiently executes DSP instructions by means of the instruction set architecture and the hardware architecture of the application specific signal processor.

WO 01/55843 A1



Published:

— with international search report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette