

Description**Technical Field**

- 5 The invention relates to ADPCM encoding and decoding systems for providing successive, adaptive, predictive estimates of, for example, a voice signal or a voiceband data signal, and encoding and decoding the signal at a low bit rate.

Background Art

- 10 32-kbits/s ADPCM encoding and decoding systems are used for transmitting information in a compressed form, principally in fields such as voice communications and analog modem communications. The CCITT (Consultative Committee on International Telephone and Telegraph) has issued a recommendation (G.721) concerning ADPCM encoding and decoding circuits of this type.

- 15 The CCITT Study Group XVIII reported in its Report R-28 that the 32-kbit/s ADPCM encoding and decoding algorithm described in the CCITT recommendation G.721 performs suitably when processing voice signals and low-speed voiceband data signals ie, modem signals below 4800 bit/s. However at higher modem signal speeds, such as 7200 bit/s as widely used in GIII facsimile transmission, systems utilising this algorithm tend to perform inadequately due to the poor predictive capabilities of the adaptive predictor
20 of the system. Even when the power of the input signal is constant, as in a modem signal, the fluctuations within the system cause degradation of the quantizing characteristics of the modem signals. Furthermore, ADPCM encoding and decoding systems of this type do not provide functions suited for use in PCM digital speech interpolation (DSI) in the field of international communications via satellite. A particular problem is the inability of the system to transmit three-bit codes, hence the inability to support the method, used in
25 DSI, of preventing a freezeout of trunks when the communication channel is overloaded, by reducing by one the number of bits assigned per channel.

- The Proceedings of the International Conference on Acoustics, Speech and Signal Processing (Tokyo, April 1986), published by IEEE, New York, contains in Volume 2, pages 821-824, a paper entitled "An
30 advanced 32 kbit/s ADPCM coding to transmit speech and high-speed voiceband data". The described codec is stated to be able to transmit high-speed voiceband data at rates up to 9.6 kbit/s with the same transparency as the G.721 ADPCM recommended by CCITT. The codec consists of an encoder comprising an adaptive quantizer, an inverse adaptive quantizer and a composite adaptive predictor; and a decoder comprising an adaptive inverse quantizer and a composite adaptive predictor. Each adaptive predictor comprises an adaptive zero filter, an adaptive pole filter and a fixed pole filter connected in series to the
35 respective adaptive inverse quantizer.

THE INVENTION

- The invention provides an ADPCM encoding and decoding unit consisting of an encoder having an
40 adaptive predictor, an adaptive quantizer and an inverse adaptive quantizer; and a decoder having an adaptive predictor and an inverse adaptive quantizer. The adaptive predictor in each of the encoder and the decoder receives a reconstructed difference signal from the respective inverse adaptive quantizer and comprises an adaptive-zero predictor of an arbitrary order for receiving the difference signal and generating
45 estimates of signals with time-varying frequency components, an adaptive-pole predictor of an arbitrary order for receiving the difference signal modified by the adaptive-zero predictor and generating estimates of input signals with time-varying frequency components, a fixed-pole predictor of an arbitrary order for receiving the difference signal further modified by the adaptive-pole predictor and generating estimates of input signals the frequency components of which remain substantially invariant with time, and an offset
50 predictor connected in parallel with the adaptive-zero predictor, adaptive-pole predictor and fixed-pole predictor, for receiving the reconstructed difference signal and rejecting an offset component of the input signals.

The estimate produced by the adaptive predictive filter has extremely high predictive gain and the quantizing characteristics of modem signals are not degraded. In addition, the invention is well equipped to cope with DSI by varying the bit rate.

55

THE DRAWINGS

Fig. 1A is a block diagram of an encoder according to the invention;

Fig. 1B is a block diagram of a decoder according to the invention;

5 Fig.2 and Fig. 3 illustrate line S/N versus block error rate characteristics as demonstrated by a system according to the invention;

Fig.4A is a block diagram of an ADPCM encoder according to the prior art; and

Fig.4B is a block diagram of an ADPCM decoder according to the prior art.

10 The ADPCM encoder 10 of Fig. 4A is an encoder that converts a 64-kbit/s μ -law code or A-law code to a 32-kbit/s code. In this encoder 10, the numeral 11 denotes a PCM input terminal, 12 is an input PCM conversion, 13 is a difference signal computation comprising a subtractor, 14 is an adaptive quantizer, 15 is an inverse adaptive quantizer, 16 is a scale factor generator comprising a quantizer scale factor adaptation 17 and an adaptation speed control 18, 19 is an adaptive predictor, 20 is a reconstructed signal generator comprising an adder, and 21 is the output terminal of the encoder 10.

15 The decoder 30 of Fig. 4B is a device for converting a 32-kbit/s code to a 64-kbit/s output signal. The numeral 31 denotes a code input terminal, 32 is an inverse adaptive quantizer, 33 is a scale factor generator comprising a quantizer scale factor adaptation 34 and an adaptation speed control 35, 36 is an adaptive predictor, 37 is a reconstructed signal generator comprising an adder, 38 is an output PCM format conversion, 39 is a synchronous coding adjustment, and 40 is a PCM output terminal.

20 The operation of this prior art ADPCM encoder and decoder will be explained as follows.

First the operation of the encoder 10 will be explained. A μ -law or A-law PCM code $S_0(k)$ received at the input terminal 11 is converted by the input PCM format conversion 12 to a linear PCM signal $S_1(k)$ which is supplied to the difference signal computation 13. The output of the difference signal computation 13 is a difference signal $d(k)$ obtained by subtraction of a signal estimate $S_e(k)$ given by the adaptive predictor 19 as described later from this signal $S_1(k)$. The difference signal $d(k)$ is scaled in the next-stage adaptive quantizer 14 by a scale factor $y(k)$ sent from the quantizer scale factor adaptation 17 in the scale factor generator 16, then encoded as a 4-bit code $l(k)$, which is sent at a 32-kbit/s bit rate from the output terminal 21 to the decoder 30, and is also supplied to the inverse adaptive quantizer 15 in the next stage. The inverse adaptive quantizer 15 reconstructs the inversely-quantized value $d_q(k)$ of the code $l(k)$ and sends it to the adaptive predictor 19 and the reconstructed signal generator 20. The adaptive predictor 19 receives from the reconstructed signal generator 20 the reconstructed value $S_r(k)$ of the input $S(k)$, and uses it to generate a signal estimate $S_e(k)$.

As already noted, the scale factor generator 16 comprises a quantizer scale factor adaptation 17 and an adaptation speed control 18. The adaptation speed control 18 sends a linear combination coefficient $a_1(k)$ having a value corresponding to the average amplitude of the code $l(k)$ to the quantizer scale factor adaptation 17, which generates the scale factor $y(k)$ given by this coefficient $a_1(k)$.

First the short-term average value $d_{ms}(k)$ and the long-term average value $d_{mt}(k)$ of the amplitude of the code $l(k)$ are calculated in the adaptation speed control 18 having differing time constants.

$$40 \quad d_{ms}(k) = (1 - 2^{-5})d_{ms}(k-1) + 2^{-5}F\{l(k)\} \quad (1)$$

$$d_{mt}(k) = (1 - 2^{-7})d_{mt}(k-1) + 2^{-7}F\{l(k)\} \quad (2)$$

where $F\{l(k)\}$ is a value from a constant table that is predetermined according to $l(k)$ and is read according to $l(k)$ from a memory (not shown in the drawing) disposed in the adaptation speed control 18. A comparison of the values of $d_{ms}(k)$ and $d_{mt}(k)$ calculated in this way indicates whether the difference signal $d(k)$ is a time-varying signal, as in the case of a voice signal, or a signal of which the average amplitude is substantially invariant over time, as in the case of a voiceband data signal. The value of the linear combination coefficient (parameter) $a_1(k)$ sent from the adaptation speed control 18 to the quantizer scale factor adaptation 17 is successively updated so as to approach a value of "1" if the difference signal $d(k)$ is a time-varying signal, or a value of "0" if its average amplitude is substantially invariant over time.

The scale factor generated by the quantizer scale factor adaptation 17 is given by the following formulas:

$$55 \quad y_u(k) = (1 - 2^{-5})y(k) + 2^{-5}W\{l(k)\} \quad (3)$$

$$y_l(k) = (1 - 2^{-6})y_l(k-1) + 2^{-6}y_u(k) \quad (4)$$

$$y(k) = a_1(k)y_u(k-1) + \{1 - a_1(k)\}y_l(k-1) \quad (5)$$

where $y_u(k)$ is a scale factor for a voice signal, $y_l(k)$ is a scale factor for a voiceband data signal, $W\{l(k)\}$ is a constant, called an M-table value, predetermined according to $l(k)$, and $a_1(k)$ is the aforesaid linear combination parameter received from the adaptation speed control 18.

The difference between $d_{ms}(k)$ and $d_{ml}(k)$ varies with time depending on, for example, whether the signal is a voice signal or a voiceband data signal. The parameter $a_1(k)$ is successively updated toward "1" or "0" according to the size of this difference. As a result the scale factor $y(k)$ is determined by the form of the linear combination of $y_u(k)$ and $y_l(k)$. The scale factor $y(k)$ is sent to the adaptive quantizer 14 and the inverse adaptive quantizer 15 to prevent the degradation of quantization characteristics with respect to a variety of signals.

The signal reconstructed by the inverse adaptive quantizer 15 is a quantized difference signal $d_q(k)$ which includes a quantizing error. This signal $d_q(k)$ is sent to the reconstructed signal generator 20 where it is added to the signal estimate received from the adaptive predictor 19 to generate the reconstructed signal $S_r(k)$ of the linear PCM signal $S_1(k)$, and this is sent to the adaptive predictor 19. The adaptive predictor 19 comprises a transversal filter, having tap coefficients which are modified to reduce the power of $d(k)$, namely $d^2(k)$, and which coefficients are convoluted with the reconstructed signal at a past sampling instant to generate a signal estimate $Se(k)$ of the input signal at the next sampling instant.

The operation of the decoder 30 is described next. The inverse adaptive quantizer 32 in the decoder 30 uses the scale factor $y(k)$ received from the scale factor generator 33 and generates the reconstructed difference signal $d_q(k)$. The reconstructed difference signal $d_q(k)$ is sent to the adaptive predictor 36 and the reconstructed signal generator 37 and is added in the reconstructed signal generator 37 to the signal estimate $Se(k)$ received from the adaptive predictor 36 to form the reconstructed signal $S_r(k)$, which is the reconstructed value of the input signal $S_1(k)$. The adaptive predictor 36 produces this signal estimate $Se(k)$ from the reconstructed difference signal $d_q(k)$ and the reconstructed signal $S_r(k)$. As long as there are no bit errors between the code output terminal 21 and the code input terminal 31, the scale factor generator 33 (34, 35) and the adaptive predictor 36 of the decoder 30 perform exactly the same operations as the corresponding elements 16 (17, 18) and 19 in the encoder 10, and their internal states also agree. The reconstructed signal $S_r(k)$ of the input signal $S_1(k)$ is converted by the output PCM format conversion 38 to a μ -law or A-law PCM code $Sp(k)$. The code $Sp(k)$ is adjusted using the code $l(k)$, the signal estimate $Se(k)$, and the scale factor $y(k)$ so that even if PCM and ADPCM links are interconnected synchronously, as in a PCM-ADPCM-PCM-ADPCM interconnection, no more degradation occurs than would occur in the first-stage PCM-ADPCM-PCM interconnection; then the code $Sp(k)$ is converted to a μ -law or A-law PCM code $Sd(k)$ and is transmitted at a rate of 64-kbit/s from the PCM output terminal 40.

Best Mode

A preferred embodiment of this invention will be described with reference to Figs. 1A and 1B.

Fig. 1A is a block diagram showing the configuration of a variable-bit-rate ADPCM encoder 50 according to this embodiment. Fig. 1B is a block diagram showing the configuration of a variable-bit-rate ADPCM decoder 100 according to this embodiment.

In the encoder 50 in Fig. 1A, reference numeral 51 denotes a PCM input terminal, 52 is a input PCM format conversion, 53 is a difference signal computation, 54 is an adaptive predictor, 55 is an adaptive quantizer, 56 is a quantizer scale factor adaptation, 57, 60, 62, and 63 are external input terminals, 58 is a code output terminal, 59 is an inverse adaptive quantizer, and 61 is an adaptation mode controller. The adaptive predictor 54 comprises a tap coefficients adaptation for adaptive-zero predictor, an adaptive-zero predictor 65, adders 66, 76, 77, 78, 79, and 82, a tap coefficient adaptation for an adaptation-pole predictor, an offset predictor 68, external signal input terminals 69, 80, and 81, an adaptive gain controller (I) 70, an adaptive-pole predictor 71, an adaptive gain controller (II) 72, a fixed-pole predictor 73, and coefficient circuits 74 and 75.

In the decoder in Fig. 1B, reference numeral 101 denotes a code input terminal, 102 is an inverse adaptive quantizer, 103 is an adaptation mode controller, 104 is a quantizer scale factor adaptation, 105 is a line status diagnostic section, 106 is a reset circuit, 107 is an adaptive predictor, 108 is an output PCM format conversion, 109 is a synchronous coding adjustment, 110 is a PCM output terminal, and 111 to 115 are external input terminals. The adaptive predictor 107 comprises a tap coefficients adaptation 120 for adaptive-zero predictor, an adaptive-zero predictor 121, adders 122, 132, 133, 134, 135, 138, and 139, a tap coefficients adaptation 123 for adaptive-pole predictor, an offset predictor 124, external input terminals 125, 136, and 137, an adaptive gain controller (I) 126, an adaptive-pole predictor 127, an adaptive gain controller

(II) 128, a fixed-pole predictor 129, and coefficient circuits 130 and 131.

Next the operation of this embodiment will be explained.

First the operation of the encoder 50 will be explained. A μ -law or A-law PCM code $x(k)$ input to the PCM input terminal 51 is converted by the input PCM format conversion 52 to a linear PCM signal $S(k)$, which is supplied to the difference signal computation 53. The difference signal computation 53 subtracts a value $Se(k)$ estimated by the adaptive predictor 54 from the linear PCM signal $S(k)$ as shown in formula (6) to generate the difference signal $d(k)$.

$$d(k) = S(k) - Se(k) \quad (6)$$

10

The difference signal $d(k)$ is scaled to a value $q(k)$ in the adaptive quantizer 55 by the scale factor $u(k)$ received from the quantizer scale factor adaptation 56, as shown in formula (7), then encoded to the output code $l(k)$.

$$15 \quad q(k) = d(k)/u(k) \quad (7)$$

Depending on the bit rate switching signal QS input at the external input terminal 57, $q(k)$ is encoded to four bits as in Table 1 when QS = 1, three bits as in Table 2 when QS = 2, or five bits as in Table 3 when QS = 3. In Tables 1 to 3, the symbol "[" indicates inclusion and the symbol "(" indicates exclusion of the value. The values 1, 2, and 3 of QS correspond to bit rates of 32, 24, and 40 kbit/s, respectively.

25

30

35

40

45

50

55

TABLE 1

QUANTIZER INPUT RANGE $q(k)$	$l(k)$
$[2.344, +\infty)$	7
$[1.776, 2.344)$	6
$[1.361, 1.776)$	5
$[1.013, 1.361)$	4
$[0.7030, 1.013)$	3
$[0.4143, 0.7030)$	2
$[0.1369, 0.4143)$	1
$(-0.1369, 0.1369)$	8
$(-0.4143, -0.1369]$	9
$(-0.7030, -0.4143]$	10
$(-1.013, -0.7030]$	11
$(-1.361, -1.013]$	12
$(-1.776, -1.361]$	13
$(-2.334, -1.776]$	14
$(-\infty, -2.344]$	15

TABLE 2

QUANTIZER INPUT RANGE $q(k)$	$l(k)$
$[2.359, +\infty)$	3
$[1.121, 2.359)$	2
$[0.3281, 1.121)$	1
$(-0.3281, 0.3281)$	4
$(-1.121, -0.3281]$	5
$(-2.359, -1.121]$	6
$(-\infty, -2.359]$	7

TABLE 3

QUANTIZER INPUT RANGE $q(k)$	$l(k)$	QUANTIZER INPUT RANGE $q(k)$	$l(k)$
$[2.953, \infty)$	15	$(-\infty, -2.9533]$	31
$[2.477, 2.953)$	14	$(-2.953, -2.477]$	30
$[2.145, 2.477)$	13	$(-2.477, -2.145]$	29
$[1.875, 2.145)$	12	$(-2.145, -1.875]$	28
$[1.645, 1.875)$	11	$(-1.875, -1.645]$	27
$[1.445, 1.645)$	10	$(-1.645, -1.445]$	26
$[1.258, 1.445)$	9	$(-1.445, -1.258]$	25
$[1.090, 1.258)$	8	$(-1.258, -1.090]$	24
$[0.9258, 1.090)$	7	$(-1.090, -0.9258]$	23
$[0.7734, 0.9258)$	6	$(-0.9258, -0.7734]$	22
$[0.6250, 0.7734)$	5	$(-0.7734, -0.6250]$	21
$[0.4805, 0.6250)$	4	$(-0.6250, -0.4805]$	20
$[0.3438, 0.4805)$	3	$(-0.4805, -0.3438]$	19
$[0.2031, 0.3438)$	2	$(-0.3438, -0.2031]$	18
$[0.0664, 0.2031)$	1	$(-0.2031, -0.0664]$	17
$(-0.0664, 0.0664)$	16		

The code $l(k)$ is sent from the code output terminal 58 to the decoder 100 (Fig. 1B), and is also supplied to the inverse adaptive quantizer 59 in the next stage, the quantizer scale factor adaptation 56, and the adaptation mode controller 61.

The inverse adaptive quantizer 59 reconstructs the inversely quantized value $D(k)$ of the difference signal $d(k)$ according to formula (8), using the signal $Q(k)$ determined by $l(k)$ and the scale factor $u(k)$ received from the quantizer scale factor adaptation 56.

$$D(k) = Q(k)u(k) \quad (8)$$

$Q(k)$ is sent to the adaptation mode controller 61 according to Table 4 if the bit-rate switching signal QS input at the external input terminal 60 is $QS = 1$, according to Table 5 if $QS = 2$, and according to Table 6 if $QS = 3$.

TABLE 4

I (k)	Q (k)	I (k)	Q (k)
7	2.681	9	-0.2739
6	2.007	10	-0.5548
5	1.546	11	-0.8512
4	1.175	12	-1.175
3	0.8512	13	-1.546
2	0.5548	14	-2.007
1	0.2739	15	-2.681
0	0		
8	0		

TABLE 5

I (k)	Q (k)
3	3.138
2	1.583
1	0.6597
0	0
4	0
5	-0.6597
6	-1.583
7	-3.138

TABLE 6

I (k)	Q (k)	I (k)	Q (k)
15	3.239	31	-3.239
14	2.665	30	-2.665
13	2.289	29	-2.289
12	1.997	28	-1.997
11	1.753	27	-1.753
10	1.540	26	-1.540
9	1.347	25	-1.347
8	1.170	24	-1.170
7	1.005	23	-1.005
6	0.8481	22	-0.8481
5	0.6978	21	-0.6978
4	0.5527	20	-0.5527
3	0.4116	19	-0.4116
2	0.2729	18	-0.2729
1	0.1362	17	-0.1362
0	0	16	0

The quantizer scale factor adaptation 56 successively updates the scale factor $v(k)$ defined corresponding to $u(k)$ in the base-2 logarithmic domain according to the following formulas:

$$v1(k) = (1 - 2^{-6})v(k) + [F1\{I(k)\} + I(k)F2\{I(k)\}] \quad (9)$$

$$v2(k) = (1 - 2^{-3})v2(k-1) + 2^{-3}v1(k) \quad (10)$$

$$v(k) = \{1 - I(k-1)\}v1(k-1) + I(k-1)v2(k-1) \quad (11)$$

where $v(k)$ is limited by $-11.2876 \leq v(k) \leq -1.3218$ when $QS = 1$ or 3 , and by $-11.7959 \leq v(k) \leq -1.3218$ when $QS = 2$.

In the formulas above $v1(k)$ is a scale factor that responds to short-term fluctuations of the input, and $v2(k)$ is a scale factor that responds to long-term fluctuations of the input. $v(k)$ is obtained as a linear combination of $v1(k)$ and $v2(k)$ according to the mode control coefficient I received from the adaptation mode controller 61.

$F1\{I(k)\}$ and $F2\{I(k)\}$ are constants predetermined according to the code $I(k)$ and depending on the bit-rate switching signal QS input at the external input terminal 62, taken from Table 7 when $QS = 1$, Table 8 when $QS = 2$, and Table 9 when $QS = 3$.

TABLE 7

I (k)	F1 (I (k))	F2 (I (k))	I (k)	F1 (I (k))	F2 (I (k))
7	1.2695	1.0825	8	-0.2495	0.1235
6	0.4883	0	9	-0.1709	0.0503
5	0.1294	0	10	-0.1123	0
4	-0.0708	0	11	-0.0977	0
3	-0.0977	0	12	-0.0708	0
2	-0.1123	0	13	0.1294	0
1	-0.1709	0.0503	14	0.4883	0
0	-0.2495	0.1235	15	1.2695	1.0825

TABLE 8

I (k)	F1 (I (k))	F2 ((k))
3	0.4883	0
2	0.0317	0
1	-0.2832	0
0	-0.3320	0
4	-0.3320	0
5	-0.2832	0
6	0.0317	0
7	0.4883	0

TABLE 9

	I (k)	F1 (I (k))	F2 (I (k))	I (k)	F1 (I (k))	F2 (I (k))
5	15	1.2695	1.0825	31	1.2695	1.0825
	14	1.2695	1.0825	30	1.2695	1.0825
10	13	0.4883	0	29	0.4883	0
	12	0.4883	0	28	0.4883	0
	11	0.1294	0	27	0.1294	0
15	10	0.1294	0	26	0.1294	0
	9	-0.0708	0	25	-0.0708	0
	8	-0.0708	0	24	-0.0708	0
20	7	-0.0977	0	23	-0.0977	0
	6	-0.0977	0	22	-0.0977	0
25	5	-0.1123	0	21	-0.1123	0
	4	-0.1123	0	20	-0.1123	0
	3	-0.1709	0.0503	19	-0.1709	0.0503
30	2	-0.1709	0.0503	18	-0.1709	0.0503
	1	-0.2495	0.1235	17	-0.2495	0.1235
35	0	-0.2495	0.1235	16	-0.2495	0.1235

The quantizer scale factor adaptation 56 converts the scale factor $v(k)$ in the base-2 logarithmic domain to the scale factors $u(k)$ and $1/u(k)$ in the linear domain according to the following formulas:

40 For $u(k)$:

$$j1(k) = \text{INT}\{v(k)\} \quad (12)$$

$$f1(k) = v(k) - j1(k) \quad (13)$$

45

$$f2(k) = 1 + 2f1(k)/3 + f1^2(k)/6 \quad (14)$$

$$u(k) = f2(k)2^{j1(k)} \quad (15)$$

50 For $1/u(k)$:

$$j2(k) = \text{INT}\{-v(k)\} + 1 \quad (16)$$

$$f3(k) = [-v(k) - \text{INT}\{-v(k)\}] - 1 \quad (17)$$

55

$$f4(k) = 1 + 2f3(k)/3 + f3^2(k)/6 \quad (18)$$

$$1/u(k) = f4(k)2^{j2(k)} \quad (19)$$

where $\text{INT}\{\cdot\}$ indicates the integer part of the variable enclosed in the brackets $1/u(k)$ is sent to the adaptive quantizer 55 and the offset predictor 68.

The adaptation mode controller 61 sends the quantizer scale factor adaptation 56 a mode control coefficient $l(k)$ that depends on the power and frequency composition of the difference signal $d(k)$. This mode control coefficient $l(k)$, which is a coefficient that selects either a short-term mode or a long-term mode depending on the properties of the input signal, is determined as follows.

First a value $m(k)$ corresponding to the power of the difference signal $d(k)$ is calculated from formula (20).

$$m(k) = 1 - 2^{-7}m(k-1) + 2^{-7}F3\{l(k)\} \quad (20)$$

where $F3\{l(k)\}$ is a value in a constant table predetermined according to $l(k)$ and depending on the bit-rate switching signal QS input at the external input terminal 63, being taken from Table 10 when QS = 1, from Table 11 when QS = 2, and from Table 12 when QS = 3.

TABLE 10

I(k)	7	6	5	4	3	2	1	0	8	9	10	11	12	13	14	15
F3	7	3	1	1	1	0	0	0	0	0	0	1	1	1	3	7

TABLE 11

I(k)	3	2	1	0	4	5	6	7
F3(I(k))	3.563	0	0	0	0	0	0	3.563

TABLE 12

1 (k)	F3 (1 (k))	1 (k)	F3 (1 (k))
15	7	31	7
14	7	30	7
13	3	29	3
12	3	28	3
11	1	27	1
10	1	26	1
9	1	25	1
8	1	24	1
7	1	23	1
6	1	22	1
5	0	21	0
4	0	20	0
3	0	19	0
2	0	18	0
1	0	17	0
0	0	16	0

Next, to find the frequency components of the difference signal $d(k)$, the output $e8(k)$ resulting from input of $Q(k)$ to a second-order recursive bandpass filter having the characteristic shown in formula (21) is calculated, where $Q(k)$ is proportional to $d(k)$:

$$e8(k) = -0.123\{e8(k-1)/2 + Q(k-1)\} - 0.787\{e8(k-2)/2 + Q(k-2)\} \quad (21)$$

Next the mode control coefficient is successively updated by the $m(k)$ calculated in formula (20), the $e8(k)$ calculated in formula (21), and $Q(k)$, according to the formulas given below:

$$t(k) = \begin{cases} (1 - 2^{-10})\{t(k-1) - 1\} + 1 - 2^{-8} & \text{when } m(k) < 2^{-2} \\ (1 - 2^{-10})\{t(k-1) - 1\} + 1 + 2^{-8} \text{tsgn}\{Q(k)\} \text{tsgn}\{e8(k)\} & \text{at otherwise} \end{cases} \quad (22)$$

where

$$tsgn(\bullet) = \begin{cases} -1, & \text{if } (\bullet) < 0 \\ 0, & \text{if } (\bullet) = 0 \\ 1, & \text{if } (\bullet) > 0 \end{cases} \quad (23)$$

and $t(k)$ is limited by $0 < t(k) < 1$.

$$t1(k) = \begin{cases} (1 - 2^{-7})t1(k-1) + 2^{-7} & \text{when } t(k) \geq 0.8 \\ (1 - 2^{-7})t1(k-1) & \text{at otherwise} \end{cases} \quad (24)$$

$$l(k) = \begin{cases} (1 - 2^{-7})l(k-1) + 2^{-7} & \text{when } t1(k) \geq 0.8 \\ (1 - 2^{-7})l(k-1) & \text{at otherwise} \end{cases} \quad (25)$$

The signal reconstructed by the inverse adaptive quantizer 59 is the reconstructed difference signal $D(k)$ containing the quantizing error. This signal $D(k)$ is sent to the tap coefficients adaptation for adaptive-zero predictor 64, the adaptive-zero predictor 65, the adder 66, the tap coefficients adaptation for adaptive-pole predictor 67, and the offset predictor 68.

The tap coefficients adaptation for adaptive-zero predictor 64 uses the reconstructed difference signals $D(k)$ and $D(k-i)$ ($i = 1$ to 10) to update the tap coefficients bi ($i = 1$ to 10) as shown in formulas (26) and (27), and sends them to the adaptive-zero predictor 65.

$$bi(k) = (1 - 2^{-7})bi(k-1) + 2^{-6}tsgn\{D(k)\}tsgn\{D(k-1)\} \quad (26)$$

where the tap coefficients output according to the bit-rate switching signal QS input at the external input terminal 69 are given by formula (27):

$$bi = \begin{cases} f(bi) & \text{when } QS = 1 \text{ or } 3 \\ bi & \text{when } QS = 2 \end{cases} \quad (27)$$

where $f(\bullet)$ indicates the execution of a prespecified process for truncating the fraction part.

The adaptive-zero predictor 65 calculates the adaptive-zero predictor estimate $e1(k)$ from the tap coefficients bi received from the tap coefficients adaptation for adaptive-zero predictor 64 and the reconstructed difference signal $D(k-i)$ ($i = 1$ to 10) according to formula (28).

$$e1(k) = \sum_{i=1}^{10} bi(k-1)D(k-i) \quad (28)$$

The adaptive-zero predictor estimate $e1(k)$ is sent to the adders 66 and 82. The adder 66 adds the adaptive zero predictor estimate $e1(k)$ received from the adaptive-zero predictor 65 and the reconstructed difference signal $D(k)$, generates a first partial reconstructed value $D1(k)$, and sends it to the adaptive gain controller (I) 70 and the adder 76.

The tap coefficients adaptation for adaptive-pole predictor 67 update the adaptive pole predictor tap coefficients a_i ($i = 1$ to 4) according to the formula given below, using the reconstructed difference signals $D(k)$ and $D(k-i)$ ($i = 1$ to 4) received from the inverse adaptive quantizer 59. The $w_i(k)$ in formula (29) are disposed at separated positions on the unit circle in the Z-plane, so, the updated values satisfy a separation rule. (U.S. Patent Application No. 011050, corresponding to Patent No. US-A-4779225).

$$w_i(k) = \begin{cases} (1 - 2^{-7}) \{w_i(k-1) - W_i\} + W_i - 2^{-8} \text{tsgn}\{D(k)\} \text{tsgn}\{p_i(k-1)\} \\ \quad \text{when } w_i(k-1) - w_{i-1}(k-1) > W_{i+4} \\ \quad \text{and } w_{i+1}(k-1) - w_i(k-1) > W_{i+5} \\ (1 - 2^{-7}) \{w_i(k-1) - W_i\} + W_i \quad \text{at other times} \end{cases} \quad (29)$$

where $w_0(k) = 0$, $w_5(k) = n$, $W_1 = 0.3501$, $W_2 = 0.5520$,
 $W_3 = 1.5010$, $W_4 = 2.2160$, $W_5 = 0.1570$,
 $W_6 = W_7 = W_8 = 0.0313$, and $W_9 = 0.3928$.

$$\begin{aligned} p_1(k) &= D(k) + \{1 - r_3(k)\} \{D(k-1) + D(k-2)\} + D(k-3) \\ p_2(k) &= D(k) - \{1 + r_4(k)\} \{D(k-1) - D(k-2)\} - D(k-3) \\ p_3(k) &= D(k) + \{1 - r_1(k)\} \{D(k-1) + D(k-2)\} + D(k-3) \\ p_4(k) &= D(k) - \{1 + r_2(k)\} \{D(k-1) - D(k-2)\} - D(k-3) \end{aligned} \quad (30)$$

The tap coefficients derived from the $w_i(k)$ satisfying the separation rule are:

$$\begin{aligned} a_1(k) &= -r_1(k) - r_2(k) - r_3(k) - r_4(k) \\ a_2(k) &= 4 - r_1(k) + r_2(k) - r_3(k) + r_4(k) + r_1(k)r_3(k) + r_2(k)r_4(k) \\ a_3(k) &= -r_1(k) - r_2(k) - r_3(k) - r_4(k) + r_1(k)r_3(k) - r_2(k)r_4(k) \\ a_4(k) &= 2 - r_1(k) + r_2(k) - r_3(k) + r_4(k) \end{aligned} \quad (31)$$

where $r_i(k)$ is the coefficient given by formula (32):

$$r_i(k) = 2\cos\{w_i(k)\} \quad (32)$$

The adaptive-pole predictor tap coefficients a_i ($i = 1$ to 4) obtained from formula (31) are sent to the adaptive gain controller (I) 70 and the adaptive-pole predictor 71.

The adaptive gain controller (I) 70 receives the first partial reconstructed value $D1(k)$ generated by the adder 66 and the a_i ($i = 1$ to 4) calculated by the tap coefficients adaptation for adaptive-pole predictor 67 and calculates an adaptive coefficient $g1(k)$ from the following formula:

$$g1(k) = (1 - 2^{-10})g1(k-1) + \alpha \cdot \text{tsgn}\{D1(k)\} \text{tsgn}\{e5(k)\} \quad (33)$$

where $e5(k)$ is:

$$e5(k) = - \sum_{i=1}^4 a_i(k-1) \{D1(k-i) + e5(k-i)/2\} \quad (34)$$

and α is 2^{-8} when the bit-rate switching signal QS input at the external input terminal 80 is QS = 1 or QS = 3, and $\alpha = 2^{-7}$ when QS = 2. The $g1(k)$ updated according to formula (33) is limited so that $-0.125 \leq g1(k) \leq 1.25$, then finally $g2(k)$ is determined from formula (35) and sent to the coefficient circuit 74.

$$g_2(k) = \begin{cases} 0 & \text{when } g_1(k-1) \leq 0 \\ 1 & \text{when } g_1(k-1) \geq 1 \\ g_1(k-1) & \text{at otherwise} \end{cases} \quad (35)$$

The adder 76 adds the estimate $e_2(k)$ calculated by the adaptive-pole predictor 71 and the first partial reconstructed value $D_1(k)$ generated by the adder 66, generates a second partial reconstructed value $D_2(k)$, and sends it to the adaptive-pole predictor 71, the adaptive gain controller (II) 72, and the adder 77. The estimated output of the adaptive-pole predictor 71 is calculated according to formula (36):

$$e_2(k) = g_2(k) \left\{ -1/2 \sum_{i=1}^4 a_i(k-1) D_2(k-i) \right\} \quad (36)$$

The adaptive gain controller (II) 72 performs the following calculation using the second partial reconstructed value $D_2(k)$ generated by the adder 76 and the value $1/u(k)$ received from the scale factor adaptation section 56:

$$g_4(k) = \begin{cases} (1 - 2^{-10}) \{g_4(k-1) - 1\} + 1 - 2^{-8} & \text{when } 1/u(k) \geq 750 \\ (1 - 2^{-10}) \{g_4(k-1) - 1\} + 1 + 2^{-8} \text{tsgn}\{D_2(k)\} \text{tsgn}\{e_6(k)\} & \\ \text{at otherwise} & \end{cases} \quad (37)$$

where $e_6(k)$ is:

$$e_6(k) = 0.5017 D_2(k-1) - 0.36755 D_2(k-2) - 0.5343 D_2(k-3) \quad (38)$$

When the value of the bit-rate switching signal QS input at the external input terminal 81 is $QS = 2$, formula (37) is altered to formula (39):

$$g_4(k) = (1 - 2^{-10}) \{g_4(k-1) - 1\} + 1 - 2^{-7} \quad (39)$$

The value of $g_4(k)$ as updated by formula (37) or (39) is limited by $-0.125 \leq g_4(k) \leq 1.25$, then finally $g_3(k)$ is determined from formula (40) and sent to the coefficient circuit 75.

$$g_3(k) = \begin{cases} 0 & \text{when } g_4(k-1) \leq 0 \\ 1.1 & \text{when } g_4(k-1) \geq 1.1 \\ g_4(k-1) & \text{at otherwise} \end{cases} \quad (40)$$

The adder 77 adds the estimate $e_3(k)$ from the fixed-pole predictor 73 and the second partial reconstructed value $D_2(k)$ generated by the adder 76, generates a third partial reconstructed value $D_3(k)$, and sends it to the fixed-pole predictor 73.

The fixed-pole predictor 73 calculates the estimate $e_3(k)$ according to formula (41):

$$e_3(k) = g_3(k) \sum_{i=1}^{16} c_i D_3(k-i) \quad (41)$$

where c_i ($i = 1$ to 16) is the value given in Table 13.

TABLE 13

i	1	2	3	4	5	6	7
c_i	1.0034	-1.7419	1.4170	-1.8785	1.0615	-1.2004	0.2230
i	8	9	10	11	12	13	14
c_i	-0.3077	-0.4208	0.1938	-0.5917	0.2434	-0.3826	0.0840
i	15	16					
c_i	-0.1217	-0.0214					

The offset predictor 68, which rejects the offset component of the input signal, receives the re-constructed difference signal $D(k)$ output from the inverse adaptive quantizer 59 and the value $1/u(k)$ output from the quantizer scale factor adaptation 56 and calculates an estimate $e4(k)$ according to formula (42):

$$e4(k) = \begin{cases} (1 - 2^{-7})e4(k-1) + 2^{-14}t\text{sgn}\{D(k-1)\} & \text{when } 1/u(k-1) \geq 256 \\ (1 - 2^{-7})e4(k-1) + 2^{-11}t\text{sgn}\{D(k-1)\} & \text{at otherwise} \end{cases} \quad (42)$$

To obtain the estimate $e(k)$ of the adaptive predictor 54, first the adder 79 adds the estimate $e4(k)$ from the offset predictor 68 to the estimate $e3(k)$ from the fixed-pole predictor 73, then the adder 78 adds the output of the adder 79 to the estimate $e2(k)$ of the adaptive-pole predictor 71, then finally the adder 82 adds the output from the adder 78 to the estimate $e1(k)$ of the adaptive-zero predictor 65.

Next the operation of the decoder 100 will be explained. The ADPCM code $l(k)$ received at the code input terminal 101 is supplied to the inverse adaptive quantizer 102, which generates a reconstructed difference signal $D(k)$ using a scale factor $u(k)$ from the quantizer scale factor adaptation 104. This reconstructed signal $D(k)$ is sent to the adder 122, which adds it to an estimated value $e1(k)$ from the adaptive-zero predictor 121 to obtain a first partial reconstructed value $D1(k)$. Next the first reconstructed value $D1(k)$ is sent to the adder 132, which adds it to an estimated value $e2(k)$ from the adaptive-pole predictor 127 to obtain a second partial reconstructed value $D2(k)$. The second partial reconstructed value $D2(k)$ is sent to the adder 133, which adds it to an estimated value $e3(k)$ from the fixed-pole predictor 129 to obtain a third partial reconstructed value $D3(k)$. The adder 139 adds the third partial reconstructed value $D3(k)$ and an estimated value $e4(k)$ from the offset predictor 124 to form the reconstructed signal $s1(k)$ of the input signal $s(k)$.

The line status diagnostic section 105 detects the following values of the ADPCM code $l(k)$ input at the code input terminal 101, depending on the bit-rate switching signal input at the external input terminal 114:

"1 1 1 1" when $QS = 1$

"1 1 1" when $QS = 2$

"1 1 1 1" when $QS = 3$

When such a value is detected continuously for at least a preset time, a TRG (trigger) signal is set to "1" and sent to the reset circuit 106.

When the TRG signal is "1," the reset circuit 106 forcibly sets the state of the internal memories of the adaptation mode controller 103, the quantizer scale factor adaptation 104, the tap coefficients adaptation for adaptive-zero predictor 120, the adaptive-zero predictor 121, the adaptive gain controller (I) 126, the tap coefficients adaptation for adaptive-pole predictor 123, the adaptive-pole predictor 127, the adaptive gain controller (II) 128, the fixed-pole predictor 129, and the offset predictor 124 to a specified state, and sets all eight bits of the output $Y(k)$ of the synchronous coding adjustment 109 to "1" in the μ -law case, or to "0" in the A-law case.

As long as no bit error occurs between the code output terminal 110 and the code input terminal 101 or the reset circuit 106 present only in the decoder 100 does not operate, the adaptation mode controller 103, the quantizer scale factor adaptation 104, and the elements (120, 121, 126, 123, 127, 128, 129, and 124) of the adaptive predictor 107 in the decoder 100 operate identically to the corresponding elements 61, 56, 54 (64, 65, 70, 67, 71, 72, 73, and 68) of the encoder 50, and their internal states also agree.

The reconstructed signal $s1(k)$ of the input signal $s(k)$ is input to the output PCM format conversion 108, converted to a μ -law or A-law PCM code $X(k)$, and sent to the synchronous coding adjustment 109. The synchronous coding adjustment 109 adjusts the quantizing error that occurred in the PCM-ADPCM conversion and sends an eight-bit PCM code $Y(k)$ to the output terminal 110.

In this embodiment, first, the adaptive predictor is structured as follows in order to obtain a signal estimate that closely matches time-dependent variations in the input signal: the input signal is considered to consist of a fluctuating-frequency component and fixed component with a substantially unvarying frequency composition; adaptive-pole and adaptive-zero predictors of arbitrary order are provided for the fluctuating component; a fixed-pole predictors of arbitrary order is provided for the fixed component; an offset predictors is provided to reject the offset component; these elements are connected in series; and a circuit is provided to control the estimates output from the adaptive- and fixed-pole predictor. Next, for the adaptive quantizer and inverse adaptive quantizer, the cases in which the input signal power shows large fluctuations over time and small fluctuations over time are treated separately, and a circuit is provided that can be set to a short-term mode for large fluctuations and a long-term mode for small fluctuations. In

addition, external input terminals are provided for an input signal that can select 32, 24, or 40-kbits/s as the bit rate.

The first effect of the preceding embodiment having this structure will be described with reference to Fig. 2. Fig. 2 is a graph illustrating the performance of this embodiment for a 32-kbit/s ADPCM signal with a CCITT standard V.29 modem operating at 9600bit/s : specifically, it shows the line S/N vs. block error rate characteristic. In this graph numeral 21 denotes the embodiment described above; numeral 22 denotes the characteristic given in CCITT recommendation G.721. The characteristics in Fig. 2 were obtained under the measurement conditions of Report R-28 of CCITT SG-18. The subscripts 1, 2, and 3 in the graph indicate the number of asynchronous interconnections. As is clear from Fig. 2, the embodiment of the present invention gives modem signal transmission characteristics that are superior to CCITT recommendation G.721.

A second effect of the embodiment of this invention is that it permits the selection of 24 kbit/s, and avoided hence the freezeout of input trunks commonly used in DSI systems.

A third effect will be described with reference to Fig. 3. Fig. 3 is a graph illustrating the performance of this embodiment for a 40-kbit/s ADPCM signal with a CCITT standard V.29 modem operating at 9600 bit/s : specifically, it shows the line S/N vs. block error rate characteristic. The subscripts 2 and 4 in the graph indicate the number of asynchronous interconnections. The measurement conditions are the same as for Fig. 2. As is clear from Fig. 3, it is possible to transmit V.29 9600 bit/s modem signals over three or more asynchronous tandem links.

As explained in detail above, this invention has the advantages of being able to transmit high-speed modem signals, avoiding the freezeout of input trunks commonly used in DSI systems, and being able to transmit 9600 bit/s and higher-speed modem signals over three or more asynchronously interconnected links.

Claims

1. An ADPCM encoding and decoding unit consisting of an encoder (50) having an adaptive predictor (54), an adaptive quantizer (55) and an inverse adaptive quantizer (59); and a decoder (100) having an adaptive predictor (107) and an inverse adaptive quantizer (102); the adaptive predictor (54,107) in each of the encoder (50) and the decoder (100) receiving a reconstructed difference signal from the respective inverse adaptive quantizer (59,102) and comprising an adaptive-zero predictor (65,121) of an arbitrary order for receiving the difference signal and generating estimates of signals with time-varying frequency components, an adaptive-pole predictor (71,127) of an arbitrary order for receiving the difference signal modified by the adaptive-zero predictor (65,121) and generating estimates of input signals with time-varying frequency components, a fixed-pole predictor (73,129) of an arbitrary order for receiving the difference signal further modified by the adaptive-pole predictor (71,127) and generating estimates of input signals the frequency components of which remain substantially invariant with time, and CHARACTERIZED BY an offset predictor (68,124) connected in parallel with the adaptive-zero predictor (65,121), adaptive-pole predictor (71,127) and fixed-pole predictor (73,129), for receiving the reconstructed difference signal and rejecting an offset component of the input signals.
2. An ADPCM encoding and decoding unit according to claim 1, wherein the encoder (50) and the decoder (100) each further comprises a control circuit (70,72,126,128) which varies successively the outputs of the adaptive-pole predictor (65,121) and the fixed-pole predictor (73,129).
3. An ADPCM encoding and decoding unit according to claim 1 or claim 2, wherein the characteristic of the adaptive-pole predictor (54,107) is expressed by a pair of Chebyshev polynomials having roots located at separated positions on the unit circle in the Z-plane.
4. An ADPCM encoding and decoding unit according to any preceding claim, wherein the encoder (50) and the decoder (100) each further comprises an adaptation mode controller (61,103) receiving an input signal to the inverse adaptive quantizer (59,102) and an output signal of the inverse adaptive quantizer (59,102) determined from the input signal, wherein the adaptation mode controller (61,103) has a first circuit for detecting fluctuations in the frequency components of the output signal of the inverse adaptive quantizer (59,102), a second circuit for detecting time-dependent fluctuations in the power of the output signal of the inverse adaptive quantizer (59,102), and a third circuit for selecting either a short-term mode or a long-term mode for the output signal of the inverse adaptive quantizer (59,102), according to the detection result of said first circuit and/or said second circuit.



addition, external input terminals are provided for an input signal that can select 32, 24, or 40-kbits/s as the bit rate.

The first effect of the preceding embodiment having this structure will be described with reference to Fig. 2. Fig. 2 is a graph illustrating the performance of this embodiment for a 32-kbit/s ADPCM signal with a CCITT standard V.29 modem operating at 9600bit/s : specifically, it shows the line S/N vs. block error rate characteristic. In this graph numeral 21 denotes the embodiment described above; numeral 22 denotes the characteristic given in CCITT recommendation G.721. The characteristics in Fig. 2 were obtained under the measurement conditions of Report R-28 of CCITT SG-18. The subscripts 1, 2, and 3 in the graph indicate the number of asynchronous interconnections. As is clear from Fig. 2, the embodiment of the present invention gives modem signal transmission characteristics that are superior to CCITT recommendation G.721.

A second effect of the embodiment of this invention is that it permits the selection of 24 kbit/s, and avoided hence the freezeout of input trunks commonly used in DSI systems.

A third effect will be described with reference to Fig. 3. Fig. 3 is a graph illustrating the performance of this embodiment for a 40-kbit/s ADPCM signal with a CCITT standard V.29 modem operating at 9600 bit/s : specifically, it shows the line S/N vs. block error rate characteristic. The subscripts 2 and 4 in the graph indicate the number of asynchronous interconnections. The measurement conditions are the same as for Fig. 2. As is clear from Fig. 3, it is possible to transmit V.29 9600 bit/s modem signals over three or more asynchronous tandem links.

As explained in detail above, this invention has the advantages of being able to transmit high-speed modem signals, avoiding the freezeout of input trunks commonly used in DSI systems, and being able to transmit 9600 bit/s and higher-speed modem signals over three or more asynchronously interconnected links.

Claims

1. An ADPCM encoding and decoding unit consisting of an encoder (50) having an adaptive predictor (54), an adaptive quantizer (55) and an inverse adaptive quantizer (59); and a decoder (100) having an adaptive predictor (107) and an inverse adaptive quantizer (102); the adaptive predictor (54,107) in each of the encoder (50) and the decoder (100) receiving a reconstructed difference signal from the respective inverse adaptive quantizer (59,102) and comprising an adaptive-zero predictor (65,121) of an arbitrary order for receiving the difference signal and generating estimates of signals with time-varying frequency components, an adaptive-pole predictor (71,127) of an arbitrary order for receiving the difference signal modified by the adaptive-zero predictor (65,121) and generating estimates of input signals with time-varying frequency components, a fixed-pole predictor (73,129) of an arbitrary order for receiving the difference signal further modified by the adaptive-pole predictor (71,127) and generating estimates of input signals the frequency components of which remain substantially invariant with time, and CHARACTERIZED BY an offset predictor (68,124) connected in parallel with the adaptive-zero predictor (65,121), adaptive-pole predictor (71,127) and fixed-pole predictor (73,129), for receiving the reconstructed difference signal and rejecting an offset component of the input signals.
2. An ADPCM encoding and decoding unit according to claim 1, wherein the encoder (50) and the decoder (100) each further comprises a control circuit (70,72,126,128) which varies successively the outputs of the adaptive-pole predictor (65,121) and the fixed-pole predictor (73,129).
3. An ADPCM encoding and decoding unit according to claim 1 or claim 2, wherein the characteristic of the adaptive-pole predictor (54,107) is expressed by a pair of Chebyshev polynomials having roots located at separated positions on the unit circle in the Z-plane.
4. An ADPCM encoding and decoding unit according to any preceding claim, wherein the encoder (50) and the decoder (100) each further comprises an adaptation mode controller (61,103) receiving an input signal to the inverse adaptive quantizer (59,102) and an output signal of the inverse adaptive quantizer (59,102) determined from the input signal, wherein the adaptation mode controller (61,103) has a first circuit for detecting fluctuations in the frequency components of the output signal of the inverse adaptive quantizer (59,102), a second circuit for detecting time-dependent fluctuations in the power of the output signal of the inverse adaptive quantizer (59,102), and a third circuit for selecting either a short-term mode or a long-term mode for the output signal of the inverse adaptive quantizer (59,102), according to the detection result of said first circuit and/or said second circuit.



5. An ADPCM encoding and decoding unit according to any preceding claim, wherein the adaptive predictor (54,107), the adaptive quantizer (55) and the inverse adaptive quantizer (59,102) are each responsive to a bit selection signal supplied from outside of the ADPCM encoding and decoding unit; the bit selection signal selecting the bit rate at which the adaptive predictor (54,107), the adaptive quantizer (55) and the inverse adaptive quantizer (59,102) operate.
6. An ADPCM encoder (50) having an adaptive predictor (54), an adaptive quantizer (55) and an inverse adaptive quantizer (59); the adaptive predictor (54) receiving a reconstructed difference signal from the inverse adaptive quantizer (59) and comprising an adaptive-zero predictor (65) of an arbitrary order for receiving the difference signal and generating estimates of input signals with time-varying frequency components, an adaptive-pole predictor (71) of an arbitrary order for receiving the difference signal modified by the adaptive-zero predictor (65) and generating estimates of input signals with time-varying frequency components, a fixed-pole predictor (73) of an arbitrary order for receiving the difference signal further modified by the adaptive-pole predictor (71) and generating estimates of input signals the frequency components of which remain substantially invariant with time, CHARACTERIZED BY an offset predictor (68) connected in parallel with the adaptive-zero predictor (65), adaptive-pole predictor (71) and fixed-pole predictor (73) for receiving the reconstructed difference signal and rejecting an offset component of the input signals.
7. An ADPCM decoder (100) having an adaptive predictor (107) and an inverse adaptive quantizer (102); the adaptive predictor (107) receiving a reconstructed difference signal from the inverse adaptive quantizer (102) and comprising an adaptive-zero predictor (121) of an arbitrary order for receiving the difference signal and generating estimates of input signals with time-varying frequency components, an adaptive-pole predictor (127) of an arbitrary order for receiving the difference signal modified by the adaptive-zero predictor (121) and generating estimates of input signals with time-varying frequency components, a fixed-pole predictor (129) of an arbitrary order for receiving the difference signal further modified by the adaptive-pole predictor (127) and generating estimates of input signals the frequency components of which remain substantially invariant with time, and CHARACTERIZED BY an offset predictor (124) connected in parallel with the adaptive-zero predictor (121), adaptive-pole predictor (127) and fixed-pole predictor (129), for receiving the reconstructed difference signal and for rejecting an offset component of the input signals.

Patentansprüche

1. ADPCM-Codier- und Decodiereinheit, die aus einem Codierer (50), der einen adaptiven Prädicator (54), einen adaptiven Quantisierer (55) und einen inversen, adaptiven Quantisierer (59) hat, und aus einem Decodierer (100) besteht, der einen adaptiven Prädicator (107) und einen inversen, adaptiven Quantisierer (102) hat, wobei der jeweilige adaptive Prädicator (54,107) in dem Codierer (55) bzw. in dem Decodierer (100) ein rekonstruiertes Differenzsignal von dem jeweiligen inversen, adaptiven Quantisierer (59,102) empfängt und aufweist einen Adaptiv-Null-Prädicator (65,121) beliebiger Ordnung zum Empfangen des Differenzsignals und zum Erzeugen von Schätzwerten von Signalen mit zeitvarianten Frequenzkomponenten, einen Adaptiv-Pol-Prädicator (71,127) beliebiger Ordnung zum Empfangen des Differenzsignals, das von dem Adaptiv-Null-Prädicator (65,121) modifiziert wurde, und zum Erzeugen von Schätzwerten der Eingangssignale mit zeitvarianten Frequenzkomponenten und einen Fixpol-Prädicator (73,129) beliebiger Ordnung zum Empfangen des Differenzsignals, das zusätzlich von dem Adaptiv-Pol-Prädicator (71,127) modifiziert wurde, und zum Erzeugen von Schätzwerten von Eingangssignalen, deren Frequenzkomponenten im wesentlichen invariant in der Zeit bleiben, und gekennzeichnet ist durch einen Versatz-Prädicator (68,124), der parallel zu dem Adaptiv-Null-Prädicator (65,121), dem Adaptiv-Pol-Prädicator (71,127) und dem Fixpol-Prädicator (73,129) verbunden ist, zum Empfangen des rekonstruierten Differenzsignals und zum Zurückweisen einer Versatz-Komponente der Eingangssignale.
2. ADPCM-Codier- und Decodiereinheit gemäß Anspruch 1, wobei der Codierer (50) und der Decodierer (100) jeweils weiterhin eine Steuerschaltung (70,72,126,128) aufweisen, die hintereinanderfolgend die Ausgänge des Adaptiv-Pol-Prädicators (65,121) und des Fixpol-Prädicators (73,129) variiert.
3. ADPCM-Codier- und Decodiereinheit gemäß Anspruch 1 oder Anspruch 2, wobei die Charakteristik des Adaptiv-Pol-Prädicators (54,107) durch ein Paar von Chebyshev-Polynomen ausgedrückt ist, die Wurzeln



haben, welche an separaten Orten auf dem Einheitskreis der Z-Ebene angeordnet sind.

4. ADPCM-Codier- und Decodiereinheit gemäß einem der vorhergehenden Ansprüche, wobei der Codierer (55) und der Decodierer (100) jeweils weiterhin einen Adaptionsmodus-Controller (61,103) aufweisen, der ein Eingangssignal für den inversen, adaptiven Quantisierer (59,102) und ein Ausgangssignal des inversen, adaptiven Quantisierers (59,102) empfängt, das aus dem Eingangssignal bestimmt wird, wobei der Adaptionsmodus-Controller (61,103) eine erste Schaltung zum Detektieren von Schwankungen der Frequenzkomponenten des Ausgangssignals des inversen, adaptiven Quantisierers (59,102) hat, eine zweite Schaltung zum Detektieren der zeitabhängigen Schwankungen in der Leistung des Ausgangssignals des inversen, adaptiven Quantisierers (59, 102) hat und eine dritte Schaltung zum Auswählen entweder eines Kurzzeitmodus oder eines Langzeitmodus für das Ausgangssignal des inversen, adaptiven Quantisierers (59,102) gemäß dem Detektionsergebnis der ersten Schaltung und/oder der zweiten Schaltung hat.
5. ADPCM-Codier- und Decodiereinheit gemäß einem der vorhergehenden Ansprüche, wobei der adaptive Prädicator (54,107), der adaptive Quantisierer (55) und der inverse, adaptive Quantisierer (59,102) jeweils auf ein Bit-Auswahlsignal reagieren, das von außerhalb der ADPCM-Codier- und Decodiereinheit zugeführt wird, wobei das Bit-Auswahlsignal die Bitrate auswählt, mit der der adaptive Prädicator (54,107), der adaptive Quantisierer (55) und der inverse, adaptive Quantisierer (59,102) arbeiten.
6. ADPCM-Codierer (50), der einen adaptiven Prädicator (54), einen adaptiven Quantisierer (55) und einen inversen, adaptiven Quantisierer (59) hat, wobei der adaptive Prädicator (54) ein rekonstruiertes Differenzsignal vom inversen, adaptiven Quantisierer (59) empfängt und aufweist einen Adaptiv-Null-Prädicator (65) beliebiger Ordnung zum Empfangen des Differenzsignals und zum Erzeugen von Schätzwerten von Eingangssignalen mit zeitvarianten Frequenzkomponenten, einen Adaptiv-Pol-Prädicator (71) beliebiger Ordnung zum Empfangen des Differenzsignals, das durch den Adaptiv-Null-Prädicator (65) modifiziert wurde, und zum Erzeugen von Schätzwerten von Eingangssignalen mit zeitvarianten Frequenzkomponenten, einen Fixpol-Prädicator (73) beliebiger Ordnung zum Empfangen des Differenzsignals, das durch den Adaptiv-Pol-Prädicator (71) weiterhin modifiziert wurde, und zum Erzeugen von Schätzwerten von Eingangssignalen, deren Frequenzkomponenten im wesentlichen invariant mit der Zeit bleiben, gekennzeichnet durch einen Versatz-Prädicator (68), der parallel mit dem Adaptiv-Null-Prädicator (65), dem Adaptiv-Pol-Prädicator (71) und dem Fixpol-Prädicator (73) verbunden ist, zum Empfangen des rekonstruierten Differenzsignals und zum Zurückweisen einer Versatzkomponente der Eingangssignale.
7. ADPCM-Decoder (100), der einen adaptiven Prädicator (107) und einen inversen, adaptiven Quantisierer (102) hat, wobei der adaptive Prädicator (107) ein rekonstruiertes Differenzsignal von dem inversen, adaptiven Quantisierer (102) empfängt und aufweist einen Adaptiv-Null-Prädicator (121) beliebiger Ordnung zum Empfangen des Differenzsignals und zum Erzeugen von Schätzwerten von Eingangssignalen mit zeitvarianten Frequenzkomponenten, einen Adaptiv-Pol-Prädicator (127) beliebiger Ordnung zum Empfangen des Differenzsignals, das durch den Adaptiv-Null-Prädicator (121) modifiziert wurde, und zum Erzeugen von Schätzwerten von Eingangssignalen mit zeitvarianten Frequenzkomponenten, einen Fixpol-Prädicator (129) beliebiger Ordnung zum Empfangen des Differenzsignals, das von dem Adaptiv-Pol-Prädicator (127) weiterhin modifiziert wurde, und zum Erzeugen von Schätzwerten von Eingangssignalen, deren Frequenzkomponenten im wesentlichen invariant mit der Zeit bleiben, gekennzeichnet durch einen Versatz-Prädicator (124), der parallel zu dem Adaptiv-Null-Prädicator (121), dem Adaptiv-Pol-Prädicator (127) und dem Fixpol-Prädicator (129) verbunden ist, zum Empfangen des rekonstruierten Differenzsignals und zum Zurückweisen einer Versatz-Komponente der Eingangssignale.

50 Revendications

1. Unité de codage et de décodage ADPCM comprenant un circuit de codage (50) ayant un circuit de prédiction adaptatif (54), un quantificateur adaptatif (55) et un quantificateur adaptatif inverse (59) ; et un circuit de décodage (100) ayant un circuit de prédiction adaptatif (107) et un quantificateur adaptatif inverse (102) ; le circuit de prédiction adaptatif (54, 107) dans chacun des circuits de codage (50) et de décodage (100) recevant un signal de différence reconstruit en provenance du quantificateur adaptatif inverse respectif (59, 102) et comprenant un circuit de prédiction à zéro adaptatif (65, 121) d'ordre arbitraire pour recevoir le signal de différence et produire des évaluations de signaux avec des



- composantes de fréquence variant dans le temps, un circuit de prédiction à pôle adaptatif (71, 127) d'ordre arbitraire pour recevoir le signal de différence modifié par le circuit de prédiction à zéro adaptatif (65, 121) et pour produire des évaluations des signaux d'entrée avec des composantes de fréquence variant dans le temps, circuit de prédiction à pôle fixe (73, 129) d'ordre arbitraire pour recevoir le signal de différence davantage modifié par le circuit de prédiction à pôle adaptatif (71, 127) et pour produire des évaluations des signaux d'entrée, les composantes de fréquence de ceux-ci restent sensiblement invariantes dans le temps, et caractérisée par un circuit de prédiction à décalage (68, 124) connecté en parallèle avec le circuit de prédiction à zéro adaptatif (65, 121), avec le circuit de prédiction à pôle adaptatif (71, 127), et avec le circuit de prédiction à pôle fixe (73, 129) pour recevoir le signal de différence reconstruit et pour rejeter une composante de décalage des signaux d'entrée.
2. Unité de codage et de décodage ADPCM selon la revendication 1, dans laquelle le circuit de codage (50) et le circuit de décodage (100) comprennent en plus chacun un circuit de commande (70, 72, 126, 128) qui fait varier successivement les sorties du circuit de prédiction à pôle adaptatif (65, 121) et du circuit de prédiction à pôle fixe (73, 129).
 3. Unité de codage et de décodage ADPCM selon la revendication 1 ou la revendication 2, dans laquelle la caractéristique du circuit de prédiction à pôle adaptatif (54, 107) est exprimée par un couple de polynômes de Chebyshev ayant des racines localisées à des positions séparées sur le cercle d'unité dans le plan Z.
 4. Unité de codage et de décodage ADPCM selon l'une quelconque des revendications précédentes, dans laquelle le circuit de codage (50) et le circuit de décodage (100) comprennent en plus chacun une unité de commande de mode d'adaptation (61, 103) recevant un signal d'entrée au quantificateur adaptatif inverse (59, 102) et un signal de sortie du quantificateur adaptatif inverse (59, 102) déterminé à partir du signal d'entrée, dans laquelle l'unité de commande de mode d'adaptation (61, 103) contient un premier circuit pour détecter des fluctuations dans les composantes de fréquence du signal de sortie du quantificateur adaptatif inverse (59, 102), un second circuit pour détecter des fluctuations dépendant du temps dans le courant du signal de sortie du quantificateur adaptatif inverse (59, 102), et un troisième circuit pour sélectionner soit un mode à court terme, soit un mode à long terme pour le signal de sortie du quantificateur adaptatif inverse (59, 102), selon le résultat de détection dudit premier circuit et/ou dudit second circuit.
 5. Unité de codage et de décodage ADPCM selon l'une quelconque des revendications précédentes, dans laquelle le circuit de prédiction adaptatif (54, 107), le quantificateur adaptatif (55) et le quantificateur adaptatif inverse (59, 102) peuvent chacun répondre à un signal de sélection de bit fourni en dehors de l'unité de codage et de décodage ADPCM ; le signal de sélection de bit sélectionnant la vitesse de bit à laquelle fonctionnent le circuit de prédiction adaptatif (54, 107), le quantificateur adaptatif (55) et le quantificateur adaptatif inverse (59, 102).
 6. Circuit de codage ADPCM (50) ayant un circuit de prédiction adaptatif (54), un quantificateur adaptatif (55) et un quantificateur adaptatif inverse (59) ; le circuit de prédiction adaptatif (54) recevant un signal de différence reconstruit en provenance du quantificateur adaptatif inverse (59) et comprenant un circuit de prédiction à zéro adaptatif (65) d'ordre arbitraire pour recevoir le signal de différence et pour produire des évaluations des signaux d'entrée avec des composantes de fréquence variant dans le temps, circuit de prédiction à pôle adaptatif (71) d'ordre arbitraire pour recevoir le signal modifié par le circuit de prédiction à zéro adaptatif (65) et pour produire des évaluations des signaux d'entrée avec des composantes de fréquence variant dans le temps, un circuit de prédiction à pôle fixe (73) d'ordre arbitraire pour recevoir le signal davantage modifié par le circuit de prédiction à pôle adaptatif (71) et pour produire des évaluations des signaux d'entrée, les composantes de fréquence de ceux-ci restent sensiblement invariantes dans le temps, caractérisé par un circuit de prédiction à décalage (68) connecté en parallèle avec le circuit de prédiction à zéro adaptatif (65), avec le circuit de prédiction à pôle adaptatif (71) et avec le circuit de prédiction à pôle fixe (73) pour recevoir le signal de différence reconstruit et pour rejeter une composante à décalage des signaux d'entrée.
 7. Circuit de décodage ADPCM (100) ayant un circuit de prédiction adaptatif (107) et un quantificateur adaptatif inverse (102) ; le circuit de prédiction adaptatif (107) recevant un signal de différence reconstruit en provenance du quantificateur adaptatif inverse (102) et comprenant un circuit de



prédiction à zéro adaptatif (121) d'ordre arbitraire pour recevoir le signal de différence et pour produire des évaluations des signaux d'entrée avec des composantes de fréquence variant dans le temps, circuit de prédiction à pôle adaptatif (127) d'ordre arbitraire pour recevoir le signal modifié par le circuit de prédiction à zéro adaptatif (121) et pour produire des évaluations des signaux d'entrée avec des composantes de fréquence variant dans le temps, un circuit de prédiction à pôle fixe (129) d'ordre arbitraire pour recevoir le signal davantage modifié par le circuit de prédiction à pôle adaptatif (127) et pour produire des évaluations des signaux d'entrée, les composantes de fréquence de ceux-ci restent sensiblement invariantes dans le temps, caractérisé par un circuit de prédiction à décalage (124) connecté en parallèle avec le circuit de prédiction à zéro adaptatif (121), avec le circuit de prédiction à pôle adaptatif (127) et avec le circuit de prédiction à pôle fixe (129) pour recevoir le signal de différence reconstruit et pour rejeter une composante à décalage des signaux d'entrée.