PCT WORLD INTELLECTUAL PROPERTY ORGANIZATION
International Bureau

INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 7 :		(11) International Publication Number:	WO 00/31914
H04L 7/00	A2	(43) International Publication Date:	2 June 2000 (02.06.00)

(21) International Application Number: PCT/DK99/00648

(22) International Filing Date: 23 November 1999 (23.11.99)

(30) Priority Data:
PA 1998 01543 24 November 1998 (24.11.98) DK

(71) Applicant *(for all designated States except US)*: GIGA A/S [DK/DK]; Mileparken 22, DK–2740 Skovlunde (DK).


(72) Inventor; and
(75) Inventor/Applicant *(for US only)*: FINSETH, Niels, Christian [DK/DK]; Dr. Abildgaards Allé 18, 3.tv, DK–1955 Frederiksberg (DK).

(74) Agent: PLOUGMANN, VINGTOFT & PARTNERS A/S; Sankt Annæ Plads 11, P.O. Box 3007, DK–1021 Copenhagen K (DK).

(81) Designated States: AE, AL, AM, AT, AT (Utility model), AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CR, CU, CZ, CZ (Utility model), DE, DE (Utility model), DK, DK (Utility model), DM, EE, EE (Utility model), ES, FI, FI (Utility model), GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KR (Utility model), KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SK (Utility model), SL, TJ, TM, TR, TT, TZ, UA, UG, US, UZ, VN, YU, ZA, ZW, ARIPO patent (GH, GM, KE, LS, MW, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).

Published
Without international search report and to be republished upon receipt of that report.

(54) Title: A METHOD AND A CIRCUIT FOR RECOVERING A DIGITAL DATA SIGNAL AND A CLOCK FROM A RECEIVED DATA SIGNAL



(57) Abstract

By application of a method for recovering a digital data signal (D_{out}) and a clock signal (Ck_{out}) from a received data signal (D_{in}) consisting of a number of successive bits, a clock signal is produced from the received data signal by means of a resonator circuit (5). The recovered data signal is produced by sampling the received data signal with the recovered clock signal. The received data signal and the recovered clock signal are phase locked to each other so that the received data signal is sampled approximately in the centre of every bit. By phase locking the two signals to each other immediately prior to the sampling, the effect of varying time delays to which the two signals have been subjected individually on their way through the circuit is neutralised, and every sampling may be performed precisely within the very short time during which the data signal is stable.