

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
8 February 2001 (08.02.2001)

PCT

(10) International Publication Number
WO 01/10016 A1

(51) International Patent Classification⁷: H03F 3/217

(21) International Application Number: PCT/US00/20322

(22) International Filing Date: 26 July 2000 (26.07.2000)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
60/146,449 29 July 1999 (29.07.1999) US
09/624,506 24 July 2000 (24.07.2000) US

(71) Applicant: TRIPATH TECHNOLOGY, INC. [US/US];
3900 Freedom Circle, Suite 200, Santa Clara, CA 95054
(US).

(72) Inventors: MIAO, Guoqing; 529 W. Field Avenue,
Roselle Park, NJ 07204 (US). DELANO, Cary, L.; 1531
Fairway Green Circle, San Jose, CA 95131 (US).

(74) Agent: VILLENEUVE, Joseph, M.; Beyer Weaver &
Thomas, LLP, P.O. Box 130, Mountain View, CA 94042-
0130 (US).

(81) Designated States (*national*): AE, AG, AL, AM, AT, AU,
AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CR, CU, CZ,
DE, DK, DM, DZ, EE, ES, FI, GB, GD, GE, GH, GM, HR,
HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR,
LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ,
NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM,
TR, TT, TZ, UA, UG, UZ, VN, YU, ZA, ZW.


(84) Designated States (*regional*): ARIPO patent (GH, GM,
KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZW), Eurasian
patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European
patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE,
IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG,
CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).

Published:

— With international search report.

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: DYNAMIC SWITCHING FREQUENCY CONTROL FOR A DIGITAL SWITCHING AMPLIFIER



(57) Abstract: A switching amplifier (500) is described which includes an input stage having a first node associated therewith and a power stage having a second node associated therewith. An actual loop delay is defined with reference to the first and second nodes. Delay detection circuitry (504) compares the actual loop delay to a reference loop delay. A dynamic delay line (502) controlled by the delay detection circuitry controls the actual loop delay to correspond to the reference loop delay.

WO 01/10016 A1