



ABSTRACT

A line-locked-clock generator circuit includes an oscillator, a counter with a 2:1 ratio output pulse connected to a tristate buffer, a reference input for providing composite sync and a control circuit. The clock generator is coupled to a line memory. Video component signals U and V are clamped using a single clamp arrangement. The clamped signal is processed through an analog-to-digital converter and applied to the line memory.