

(19) World Intellectual Property Organization
International Bureau




(43) International Publication Date
28 December 2000 (28.12.2000)

PCT

(10) International Publication Number
WO 00/79850 A1

- (51) International Patent Classification⁷: **H05K 1/18**
- (21) International Application Number: **PCT/US00/14960**
- (22) International Filing Date: **25 May 2000 (25.05.2000)**
- (25) Filing Language: **English**
- (26) Publication Language: **English**
- (30) Priority Data:
09/336,486 **18 June 1999 (18.06.1999)** **US**
- (71) Applicant (for all designated States except US): **INTEL CORPORATION [US/US]; 2200 Mission College Boulevard, Santa Clara, CA 95052 (US).**
- (74) Agents: **MALLIE, Michael, J. et al.; Blakely, Sokoloff, Taylor & Zafman LLP, 7th floor, 12400 Wilshire Boulevard, Los Angeles, CA 90025 (US).**
- (81) Designated States (national): **AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CR, CU, CZ, DE, DK, DM, DZ, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, US, UZ, VN, YU, ZA, ZW.**
- (84) Designated States (regional): **ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).**
- (72) Inventors; and
- (75) Inventors/Applicants (for US only): **ZENG, Ming [CN/US]; 6064 Countess Drive, San Jose, CA 95129 (US). DABRAL, Sanjay [IN/US]; 4125 Sutherland Drive, Palo Alto, CA 94303 (US).**
- Published:
— With international search report.
- For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: **A METHOD AND APPARATUS FOR INTERCONNECTING MULTIPLE DEVICES ON A CIRCUIT BOARD**



(57) Abstract: A method and apparatus interconnecting multiple devices on a circuit board. One disclosed circuit board (200) has a first attach region on a first surface for coupling a first set of pins from a first device (205, 210, 215) to a set of signal lines. A second attach region on a second surface is for coupling a second set of pins from a second device (220, 225) to the set of signal lines. The second attach region is predominantly non-overlapping with respect to the first attach region.

WO 00/79850 A1