

500
502
DECODER
506
ROW
508
MEMORY ARRAY
504
COL
510
CONTROL
512
I/O
514
ADDRESS BUFFER
516
522
CONTROL
524
DATA DQ
526
ADDRESS
520
MICRO-PROCESSOR

FIG. 11



200
228_M
215
206_M
214
216
204_M
212_M
210_M
232
230
234
236
208_N
208_1
228_1
206_1
212_1
208_N
208_1
210_1
204_1
202_N
202_1

Fig. 2




Fig 3




Fig 4A




FIG 5




FIG 5





Fig 3



Фиг. 8В



10
50
34
48
36
46
56
54
52
35
31
40
42
44
58
60
32
20
21
22
23
24
25
26
n
p

FIG 4






Fig. 11


10
50
34
48
36
46
44
42
40
102
104
100
113
112
110
119
123
115
105
117
121
125
120
136
32
26
n
p
20
21
22
23
24
25
62
64
66
72
74
76
78
80
82
84
86
88
90
92
93
94
95
96
97
98
99
101
103
111
130
131
132
133
134
135


10
12
120
110
n 26
p 25
n 24
p 23
n 22
p 21
n 20
90
76
88
74
86
72
84
66
64
62
98
82
96
80
94
78
92
II
II
7
5
7

Фиг. 2



10
82
80
78
98
144
96
142
94
140
92
164
165
154
152
163
162
160
161
150

FIG. 11



190
310
312
32
34
308
312
32
36
306
312
32
312
314
304
322
316
320
312
314
302
322
316
318
312
314
300

Fig. 11



190
310
34
308
36
306
312
32
344
342
340
316
322
334
332
330
66
64
62
314
304
320
302
318
300

FIG 15




Fig 16




Fig 17



700
CPU
702
708
706
I/O DEVICE
PROCESSOR
MEMORY
CONTROL UNIT
704

Fig. 18



800
802
822
806
READ/WRITE CONTROL
812
DECODE
816
POWER
POWER SUPPLY
880
808
PROCESSOR
882
REFERENCE
ROW
884
WL1
886
WL2
888
BL
COL.
MEMORY
814
I/O
804
820
SENSORS
810

Fig. 19