




PCT

WORLD INTELLECTUAL PROPERTY ORGANIZATION
International Bureau

INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 6 : G11C 7/00, 5/06	A1	(11) International Publication Number: WO 97/45839 (43) International Publication Date: 4 December 1997 (04.12.97)
(21) International Application Number: PCT/JP97/01686 (22) International Filing Date: 20 May 1997 (20.05.97) (30) Priority Data: 8/136104 30 May 1996 (30.05.96) JP (71) Applicant (for all designated States except US): CASIO COMPUTER CO., LTD. [JP/JP]; 6-1, Nishi-Shinjuku 2-chome, Shinjuku-ku, Tokyo 160 (JP). (72) Inventors; and (75) Inventors/Applicants (for US only): TAKASU, Akihide [JP/JP]; 5-23-5-203, Matsubaracho, Akishima-shi, Tokyo 196 (JP). MASUDA, Yuichi [JP/JP]; 3-18-35, Higashi, Kunitachi-shi, Tokyo 186 (JP). (74) Agents: SUZUYE, Takehiko et al.; Suzuye & Suzuye, 7-2, Kasumigaseki 3-chome, Chiyoda-ku, Tokyo 100 (JP).		(81) Designated States: CN, KR, <u>SG</u> US, European patent (DE, FR, GB, IT). Published With international search report.

(54) Title: DATA STORAGE DEVICE



(57) Abstract

A data storage device comprises a controller and a semiconductor chip which includes a nonvolatile semiconductor memory having plural storage areas into each of which data is stored, a store instruction signal input terminal to which a store instruction signal is inputted, a storage controller for storing data into the semiconductor memory when receiving a store instruction signal through the store instruction signal input terminal, a read instruction signal input terminal to which a read instruction signal is inputted, and a read controller for sequentially specifying one of the storage areas in the semiconductor memory each time it receives a read instruction signal through the read instruction signal input terminal and then reading the data stored in the specified storage area. The controller includes a specifying data storage for storing specifying data that specifies one of the storage areas, a store instruction signal output circuit for outputting a store instruction signal to the store instruction signal input terminal of the semiconductor chip, and a read instruction signal output circuit for outputting a read instruction signal corresponding to the specifying data stored in the specifying data storage to the read instruction signal input terminal of the semiconductor chip.