METHOD AND DEVICE FOR DECODING VIDEO PICTURE, AND STORAGE MEDIUM

CROSS-REFERENCE TO RELATED APPLICATIONS

This application is the SG national phase application of International Application No. PCT/CN2023/099204 filed on June 08, 2023, which claims the benefit of priority to European Patent Application No. 23305027.7, filed January 9, 2023, the entire content of both of which is incorporated herein by reference.

FIELD

The present disclosure generally relates to video picture encoding and decoding. Particularly, but not exclusively, the technical field of the present disclosure is related to a method and a device for decoding a video picture.

BACKGROUND

According to the state-of-the-art of video compression, in an ECM (Enhanced Compression Model), decoder side motion vector refinement (DMVR) is applied to affine merge coded blocks when DMVR condition is fulfilled. This is the so-called affine DMVR.

In Joint Video Experts Team (JVET) contribution JVET-AB0178 (https://jvet-experts.org/doc_end_user/documents/28_Mainz/wg11/JVET-AB2028-v1.zip) CPMV refinement for affine DMVR is proposed to further improve affine DMVR, in which a different MV refinement offset may be applied to different CPMVs.

SUMMARY

According to a first aspect of the present disclosure, there is provided a method of decoding a video picture by means of motion compensated temporal bi-prediction of an inter coded block using two reference video pictures in two separate reference video picture lists, and two affine motion fields defined by at least two control point motion vectors (CPMVs) associated to each reference picture, the method including:

for each CPMV, performing a first step of performing a bilateral matching being performed for a block centred on the CPMV to derive at least two refined CPMVs at an integer precision, and selecting a set of CPMVs comprising non-refined or refined CPMVs at an integer precision to lead to an overall predicted block with a minimum bilateral matching cost;

for each successive CPMV of the selected set of CPMVs that is associated with a block, performing a second step of refining the CPMV at a sub-sample precision to minimize a bilateral matching cost of the block,

in which the second step is bypassed according to a comparison between a bilateral matching cost associated with a CPMV that is performed in the first step and a threshold.

According to a second aspect of the present disclosure, there is provided a non-transitory computer-readable storage medium carrying instructions that, when executed by a processor of a device, cause the device to perform a method of decoding a video picture, by means of motion compensated temporal bi-prediction of an inter coded block using two reference video pictures in two separate reference video picture lists, and two affine motion fields defined by at least two CPMVs associated to each reference picture, the method comprising:

for each CPMV, performing a first step of performing a bilateral matching for a block centred on the CPMV to derive at least two refined CPMVs at an integer precision, and selecting a set of CPMVs comprising non-refined or refined CPMVs at an integer precision to lead to an overall predicted block with a minimum bilateral matching cost;

for each successive CPMV of the selected set of CPMVs that is associated with a block, performing a second step of refining the CPMV at a sub-sample precision to minimize a bilateral matching cost of the block,

in which the second step is bypassed according to a comparison between a bilateral matching cost associated with a CPMV that is performed in the first step and a threshold.

According to a third aspect of the present disclosure, there is provided a device of decoding a video picture, by means of motion compensated temporal bi-prediction of an inter coded block using two reference video pictures in two separate reference video picture lists, and two affine motion fields defined by at least two CPMVs associated to each reference picture, including: a processor; and a memory for storing instructions executable by the processor. The processor is configured to:

for each CPMV, perform a first step of performing a bilateral matching for a block centred on the CPMV to derive at least two refined CPMVs at an integer precision, and of selecting a set of CPMVs comprising non-refined or refined CPMVs at an integer precision to lead to an overall predicted block with a minimum bilateral matching cost;

for each successive CPMV of the selected set of CPMVs that is associated with a block, perform a second step of refining the CPMV at a sub-sample precision to minimize a bilateral matching cost of the block,

in which the second step is bypassed according to a comparison between a bilateral matching cost associated with a CPMV that is performed in the first step and a threshold.

The specific nature of at least one of the embodiments as well as other objects, advantages, features and uses of the at least one of embodiments will become evident from the following description.

BRIEF DESCRIPTION OF THE DRAWINGS

Reference will now be made to the accompanying drawings which show embodiments of the present disclosure.

Figure 1 shows an example of coding-tree unit in accordance with HEVC.

Figure 2 shows an example of partitioning coding units into prediction units in accordance with HEVC.

Figure 3 shows an example of a CTU division in accordance with VVC.

Figure 4 shows examples of split modes supported in the multi-type tree partitioning in accordance with VVC.

Figure 5 shows a schematic block diagram of steps of a method 100 of encoding a video picture VP in accordance with the related art.

Figure 6 shows a schematic block diagram of steps of a method 200 of decoding a video picture VP in accordance with the related art.

Figure 7 shows an illustrative example for building a whole-block-based AMVP candidate list used to define an inter-predicted block of a current block of a current video picture.

Figure 8 shows an example of limited motion vector differences in accordance with the related art.

Figure 9 shows an example of geometric partitioning of a video picture block in accordance with the related art.

Figure 10 shows examples of geometric block partitioning in accordance with the related art.

Figure 11 shows an example of representation of an affine motion field of a video picture block in accordance with the related art.

Figure 12 shows an example of motion vectors associated with subblocks of a video picture block in accordance with the related art.

Figure 13 shows examples for deriving an affine motion model from translational motion vector relative to control points located at corners of a video picture block in accordance with the related art.

Figure 14 shows an example for deriving constructed CPMVP candidates by combining translational MVs of neighbor blocks in accordance with the related art.

Figure 15 shows an illustration of a bilateral matching refinement method in accordance with the related art.

Figure 16 shows an example of scheme and search points order used by the affine DMVR.

Figure 17 illustrates schematically a block diagram of the steps of a CPMV refinement method as described in JVET-AB0178.

Figure 18 shows positions of searching points in accordance with the related art.

Figure 19 illustrates a schematic block diagram of a system in which various aspects and embodiments are implemented.

Similar or same elements are referenced with the same reference numbers.

DESCRIPTION OF EMBODIMENTS

At least one of the embodiments is described more fully hereinafter with reference to the accompanying figures, in which examples of at least one of the embodiments are depicted. An embodiment may, however, be embodied in many alternate forms and should not be construed as limited to the examples set forth herein. Accordingly, it should be understood that there is no intent to limit embodiments to the particular forms disclosed. On the contrary, the present disclosure is intended

to cover all modifications, equivalents, and alternatives falling within the spirit and scope of the present disclosure.

The present section is intended to introduce the reader to various aspects of art, which may be related to various aspects of at least one embodiment of the present disclosure that is described and/or claimed below. This discussion is believed to be helpful in providing the reader with background information to facilitate a better understanding of the various aspects of the present disclosure. Accordingly, it should be understood that these statements are to be read in this light, and not as admissions of the related art.

In the state-of-the-art video compression systems such as HEVC (ISO/IEC 23008-2 High Efficiency Video Coding, ITU-T Recommendation H.265, https://www.itu.int/rec/T-REC-H.265-202108-P/en) or VVC (ISO/IEC 23090-3 Versatile Video Coding, ITU-T Recommendation H.266, https://www.itu.int/rec/T-REC-H.266-202008-I/en, low-level and high-level picture partitioning are provided to divide a video picture into picture areas so-called Coding-Tree Units (CTU) which size may be typically between 16x16 and 64x64 pixels for HEVC and 32x32, 64x64, or 128x128 pixels for VVC.

The CTU division of a video picture forms a grid of fixed size CTUs, namely a CTU grid, which upper and left bounds spatially coincide with the top and left borders of the video picture. The CTU grid represents a spatial partition of the video picture.

In VVC and HEVC, the CTU size (CTU width and CTU height) of all the CTUs of a CTU grid equals a same default CTU size (default CTU width **CTU DW** and default CTU height **CTU DH**). For example, the default CTU size (default CTU height, default CTU width) may equal to 128 (**CTU DW**=**CTU DH**=128). A default CTU size (height, width) is encoded into the bitstream, for example at a sequence level in the Sequence Parameter Set (SPS).

The spatial position of a CTU in a CTU grid is determined from a CTU address **ctuAddr** defining a spatial position of the top-left corner of a CTU from an origin. As illustrated on **Figure 1**, the CTU address may define the spatial position from the top-left corner of a higher-level spatial structure S containing the CTU.

A coding tree is associated with each CTU to determine a tree-division of the CTU.

As illustrated on **Figure 1**, in HEVC, the coding tree is a quad-tree division of a CTU, where each leaf is called a Coding Unit (CU). The spatial position of a CU in the video picture is defined by a CU index **cuIdx** indicating a spatial position from the top-left corner of the CTU. A CU is spatially partitioned into one or more Prediction Units (PU). The spatial position of a PU in the video picture VP is defined by a PU index **puIdx** defining a spatial position from the top-left corner of the CTU and the spatial position of an element of a partitioned PU is defined by a PU partition index **puPartIdx** defining a spatial position from the top-left corner of a PU. Each PU is assigned some intra or inter prediction data.

The coding mode intra or inter is assigned on the CU level. That means that a same intra/inter coding mode is assigned to each PU of a CU, though the prediction parameters varying from PU to PU.

A CU may be also spatially partitioned into one or more Transform Units (TU), according to a quad-tree called the transform tree. Transform Units are the leaves of the transform tree. The spatial position of a TU in the video picture is defined by a TU index **tuIdx** defining a spatial position from the top-left corner of a CU. Each TU is assigned some transform parameters. The transform type is assigned on the TU level, and 2D separate transform is performed at TU level during the coding or decoding of a picture block.

The PU Partition types existing in HEVC are illustrated on **Figure 2**. They include square partitions (2Nx2N and NxN), which are the only ones used in both Intra and Inter predicted CUs, symmetric non-square partitions (2NxN, Nx2N, used only in Inter predicted CUs), and asymmetric Partitions (used only in Inter predicted CUs). For instance, the PU type 2NxnU stands for an asymmetric horizontal partitioning of the PU, where the smaller partition lies on the top of the PU. According to another example, PU type 2NxnL stands for an asymmetric horizontal partitioning of the PU, where the smaller partition lies on the top of the PU.

As illustrated on **Figure 3**, in VVC, the coding tree starts from a root node, i.e., the CTU. Next, a quad-tree (or quaternary tree) split divides the root node into 4 nodes corresponding to 4 sub-blocks of equal sizes (solid lines). Next, the quaternary tree (or quad-tree) leaves can then be further partitioned by a so-called multi-type tree, which involves a binary or ternary split according to one of 4 split modes illustrated on **Figure 4**. These split types are the vertical and horizontal binary split modes, noted SBTV and SBTH and the vertical and horizontal ternary split modes SPTTV and STTH.

The leaves of the coding tree of a CTU are CU in the case of a joint coding tree shared by luma and chroma components.

Contrary to HEVC, in VVC, in most cases, CU, PU and TU have equal size, which means coding units are generally not partitioned into PU or TU, except in some specific coding modes.

Figures 5 and **6** provide an overview of video encoding/decoding methods used in current video standard compression systems like HEVC or VVC for example.

Figure 5 shows a schematic block diagram of steps of a method 100 of encoding a video picture VP in accordance with the related art.

In step 110, a video picture VP is partitioned into blocks of samples and partitioning information data is signaled into a bitstream. Each block comprises samples of one component of the video picture VP. The blocks thus comprise samples of each component defining the video picture VP.

For example, in HEVC, a picture is divided into Coding Tree Units (CTU). Each CTU may be further subdivided using a quad-tree division, where each leaf of the quad-tree is denoted a Coding Unit (CU). The partitioning information data may then comprise data describing the CTU and the quad-tree subdivision of each CTU.

Each block of samples, in short block, may then be either a CU (if the CU comprises a single PU) or a PU of a CU.

Each block is encoded along an encoding loop also called “in loop” using either an intra or inter prediction mode.

Intra prediction (step 120) used intra prediction data. Intra prediction consists in predicting a current block by means of an intra-predicted block based on already encoded, decoded and reconstructed samples located around the current block, typically on the top and on the left of the current block. Intra prediction is performed in the spatial domain.

In inter-prediction mode, motion estimation (step 130) and motion compensation (135) are performed. Motion estimation searches, in one or more reference video picture(s) used to predictively encode the current video picture, a candidate reference block that is a good predictor of the current block. For instance, a good predictor of the current block is a predictor which is similar to the current block. The output of the motion estimation step 130 is inter-prediction data comprising motion information (typically one or more motion vectors and one or more reference video picture indices) associated to the current block and other information used for obtaining a same predicted block at the encoding/decoding side. Next, motion compensation (step 135) obtains a predicted block by means of the motion vector(s) and reference video picture index (indices) determined by the motion estimation step 130. Basically, the block belonging to a selected reference video picture and pointed to by a motion vector may be used as the predicted block of the current block. Furthermore, since motion vectors are expressed in fractions of integer pixel positions (which is known as sub-pel accuracy motion vector representation), motion compensation generally involves a spatial interpolation of some reconstructed samples of the reference video picture to compute the predicted block.

Prediction information data is signaled into the bitstream. The prediction information may comprise prediction mode (intra or inter or skip), intra/inter prediction data and any other information used for obtaining a same predicted CU at the decoding side.

The method 100 selects one prediction mode (the intra or inter prediction mode) by optimizing a rate-distortion trade-off taking into account the encoding of a prediction residual block calculated, for example, by subtracting a candidate predicted block from the current block, and the signaling of prediction information data required for determining the candidate predicted block at the decoding side.

Usually, the best prediction mode is given as being the prediction mode of a best coding mode p* for a current block given by:

$$p^* = \underset{p \in P}{\text{Argmin}}\{RD_{cost}(p)\} \quad (1)$$

where P is the set of all candidate coding modes for the current block, p represents a candidate coding mode in that set, $RD_{cost}(p)$ is a rate-distortion cost of candidate coding mode p, typically expressed as:

$$RD_{cost(p)} = D(p) + \lambda . R(p)$$

$D(p)$ is the distortion between the current block and a reconstructed block obtained after encoding/decoding the current block with the candidate coding mode p, $R(p)$ is a rate cost associated with the coding of the current block with coding mode p, and λ is the Lagrange parameter representing the rate constraint for coding the current block and typically computed from a quantization parameter used for encoding the current block.

The current block is usually encoded from a prediction residual block PR. More precisely, a prediction residual block PR is calculated, for example, by subtracting the best predicted block from the current block. The prediction residual block PR is then transformed (step 140) by using, for example, a DCT (discrete cosine transform) or DST (Discrete Sinus transform) type transform, or any other appropriate transform, and the obtained transformed coefficient block is quantized (step 150).

In variant, the method 100 may also skip the transform step 140 and apply quantization (step 150) directly to the prediction residual block PR, according to the so-called transform-skip coding mode.

Quantized transform coefficient block (or quantized prediction residual block) is entropy encoded into the bitstream (step 160).

Next, the quantized transform coefficient block (or the quantized residual block) is de-quantized (step 170) and inverse transformed (180) (or not) as part of the encoding loop, leading to a decoded prediction residual block. The decoded prediction residual block and the predicted block are then combined, typically summed, which provides the reconstructed block.

Other information data may also be entropy encoded in step 160 for encoding a current block of the video picture VP.

In-loop filters (step 190) may be applied to a reconstructed picture (comprising reconstructed blocks) to reduce compression artefacts. Loop filters may apply after all picture blocks are reconstructed. For instance, they consist in deblocking filter, Sample Adaptive Offset (SAO) or adaptive loop filter.

The reconstructed blocks or the filtered reconstructed blocks form a reference picture that may be stored into a decoded picture buffer (DPB) so that it can be used as a reference picture for the encoding of a next current block of the video picture VP, or of a next vide picture to encode.

Figure 6 shows a schematic block diagram of steps of a method 200 of decoding a video picture VP in accordance with the related art.

In step 210, partitioning information data, prediction information data and quantized transform coefficient block (or quantized residual block) are obtained by entropy decoding a bitstream of encoded video picture data. For instance, this bitstream has been generated in accordance with the method 100.

Other information data may also be entropy decoded for decoding from the bitstream a current block of the video picture VP.

In step 220, a reconstructed picture is divided into current blocks based on the partitioning information. Each current block is entropy decoded from the bitstream along a decoding loop also called “in loop”. Each decoded current block is either a quantized transform coefficient block or quantized prediction residual block.

In step 230, the current block is de-quantized and possibly inverse transformed (step 240), to obtain a decoded prediction residual block.

On the other hand, the prediction information data is used to predict the current block. A predicted block is obtained through its intra prediction (step 250) or its motion-compensated temporal prediction (step 260). The prediction process performed at the decoding side is identical to that of the encoding side.

Next, the decoded prediction residual block and the predicted block are then combined, typically summed, which provides a reconstructed block.

In step 270, in-loop filters may apply to a reconstructed picture (comprising reconstructed blocks) and the reconstructed blocks, or the filtered reconstructed blocks form a reference picture that may be stored into a decoded picture buffer (DPB) as above discussed (**Figure 5**).

In step 130/135 of **Figure 5** or step 260 of **Figure 6**, an inter-predicted block is defined from inter-prediction data associated with the current block (CU or a PU of a CU) of a video picture. This inter-prediction data comprises motion information that may be represented (coded) according to the so-called whole-block-based AMVP mode (Adaptive Motion Vector Prediction) or the so-called whole-block-based merge mode.

In HEVC, in the whole-block-based AMVP mode, the motion information used to define an inter-predicted block is represented by up-to 2 reference video picture indices respectively associated to up-to 2 reference video picture lists usually denoted L0 and L1. The reference video picture reference list L0 comprises at least one reference video picture and the reference video picture reference list L1 comprises at least one reference video picture. Each reference video picture index is relative to a temporal prediction of the current block. The motion information further comprises up-to 2 motion vectors, each associated with a reference video picture index of one of the two reference video picture lists. Each motion vector is predictively encoded and signaled into the bitstream, i.e., one motion vector

difference MVd is derived from the motion vector and one AMVP (Adaptative Motion Vector Predictor) candidate selected from a whole-block-based AMVP candidate list (built at the encoding and decoding side) and MVd is signaled into the bitstream. The index of a selected AMVP candidate in the whole-block-based AMVP candidate list is also signaled in the bitstream.

Figure 7 shows an illustrative example for building a whole-block-based AMVP candidate list used to define an inter-predicted block of a current block of a current video picture.

The whole-block-based AMVP candidate list may comprise two spatial MVP (Motion Vector Predictor) candidates that are derived from the current video picture. A first spatial MVP candidate is derived from motion information associated with inter-predicted blocks, if exist, located at left neighboring positions A0, A1 of the current block, and a second MVP candidate is derived from motion information associated with inter-predicted blocks, if exist, located at top neighboring positions B0, B1 and B2 of the current block. A redundancy check is then conducted between derived spatial MVP candidates, i.e., duplicate derived MVP candidates are discarded. The whole-block-based AMVP candidate list may further comprise a temporal MVP candidate that is derived from motion information associated with a co-located block, if exits, in the reference video picture at spatial position H, or at spatial position C otherwise. The temporal MVP candidate is scaled according to the temporal distances between the current video picture and the reference video picture. Finally, if the whole-block-based AMVP candidate list comprises less than 2 MVP candidates then the whole-block-based AMVP candidate list is padded with zero motion vectors.

In HEVC, in the whole-block-based merge mode, the motion information used to define an inter-predicted block is represented by one merge index of a whole-block-based merge MVP candidate list. Each merge index refers to motion predictor information that indicates which MVP is used to derive the motion information. The motion information is represented by one uni-directional or bi-directional temporal prediction type, up-to 2 reference video picture indices and up-to 2 motion vectors, each associated with a reference video picture index of one of the two reference video picture lists (L0 or L1).

No other information is signaled apart from the merge index. This means the motion vector of current block is set equal to that of the whole block-based MVP candidate indicated by the merge index. Therefore, as opposed to the whole-block-based merge mode, no MVd and no reference picture index is signaled into the bitstream. Only the index of a selected merge candidate in the whole-block-based merge candidate list is also signaled in the bitstream.

Therefore, as opposed to the AMVP mode, no MVd and no reference picture are signaled in the merge mode. Only the merge index is signaled into the bitstream.

The whole-block-based merge MVP candidate list may comprise five spatial MVP candidates that are derived from the current video picture as illustrated on **Figure 7**. A first spatial MVP candidate is derived from motion information associated with an inter-predicted block, if exists, located at left neighboring position A1, a second spatial MVP candidate is derived from motion information associated with an inter-predicted block, if exists, located at above neighboring position B1, a third spatial MVP candidate is derived from motion information associated with an inter-predicted block, if exists, located at above-right neighboring position B0, a forth spatial MVP candidate is derived from motion information associated with an inter-predicted block, if exists, located at left-bottom neighboring position A0 and a fifth spatial MVP candidate is derived from above motion associated with an inter-predicted blocks, if exists, located at left neighboring position B2. A redundancy check is then conducted between derived spatial MVPs, i.e., duplicate derived MVP candidates are discarded. The whole-block-based merge candidate list may further comprise a temporal MVP candidate, named TMVP candidate, that is derived from motion information associated with a co-located block, if exists, in the reference video picture at position H, or at center spatial position “C” otherwise. A redundancy check is then conducted between derived spatial MVPs, i.e., duplicate derived MVP candidates are discarded. Finally, when bi-directional temporal prediction type is used, if the whole-block-based merge candidate list comprises less than 5 MVP candidates, then a combined candidate is added to the whole-block-based merge candidate list. A combined candidate is derived from motion information associated to one reference video picture list and relative to one MVP candidate already present in the whole-block-based merge candidate list, with the motion information associated to another reference video picture list and relative to another MVP candidate already present in the whole-block-based merge candidate list. Finally, if the whole-block-based merge candidate list is still not full (5 merge candidates) then the whole-block-based merge candidate list is padded with zero motion vectors.

Coding the motion information according to VVC provides a richer representation of motion information than in HEVC.

In VVC, motion information may be represented (coded) according to a whole-block-based inter-prediction mode providing a whole-block-based motion representation, or a subblock-based inter-prediction mode providing a subblock-based motion representation.

In VVC, the whole-block-based motion representation may be provided according to either a whole-block-based AMVP mode or a whole-block-based merge mode.

In VVC, in the whole-block-based AMVP mode, the motion information used to define an inter-predicted block is represented as in the HEVC whole-block-based AMVP mode. The whole-block-based AMVP candidate list may comprise spatial and temporal MVP candidates as in HEVC, if exist. The whole-block-based AMVP candidate list may further comprise four additional HMVP (History-Based Motion Vector Prediction) candidates, if exist. Finally, if the whole-block-based AMVP candidate list comprises less than 2 MVP candidates then the whole-block-based AMVP candidate list is padded with zero motion vectors.

HMVP candidates are derived from previously coded MVPs associated with adjacent or non-adjacent blocks relative to the current block. To do so, a table of HMVP candidates is maintained at both encoder and decoder sides and updated on the fly, as a first-in-first-out (FIFO) buffer of MVPs. There are up to five HMVP candidates in the table. After coding one block, the table is updated by appending the associated motion information to the end of the table as a new HMVP candidate. The FIFO rule is applied to manage the table wherein, in addition to the basic FIFO mechanism, the redundant candidate in the HMVP table is firstly removed instead of the first one. The table is reset at each CTU row to enable parallel processing.

Aside from the whole-block-based AMVP candidate list, the whole-block-based AMVP mode employs new tools compared to HEVC which are listed below:

- SMVD (Symmetric Motion Vector Difference): SMVD consists, for a bi-directional block, in setting the MVds associated to one reference video picture list equal to the opposite of the MVd associated to the other reference video picture list for a current block. Moreover, the reference video pictures used in SMVD mode are derived by the decoder with some pre-defined rules. SMVD enables reducing the rate cost for coding MVd and reference picture index information and is selected at block level.
- AMVR (Adaptive Motion Vector Resolution). The AMVR tool allows signaling the MVds with quarter-pel, half-pel, integer-pel or 4-pel luma sample resolutions. This allows saving bits in the coding of MVd information also. In AMVR, the motion vector resolution is chosen at block level.
- BCW (Bi-prediction with coding unit weights) enables bi-prediction of a block with unequal weights, signaled at block level.

Finally, the internal motion vector representation is achieved at 1/16-luma sample accuracy, instead of ¼-luma sample accuracy in HEVC.

In VVC, in the whole-block-based merge mode, the motion information used to define an inter-predicted block is represented as in the HEVC whole-block-based merge mode.

The whole-block-based merge candidate list is different from the whole-block-based merge candidate list used in HEVC.

In VVC, the whole-block-based merge candidate list may be built for MMVD (Merge Mode with MV Difference) mode, GPM (Geometric Partitioning Mode) or CIIP (Combined Intra/Inter Prediction) mode.

MMVD mode allows coding a limited motion vector difference (MVd) on top of a selected merge candidate, to represent the motion information associated with an inter-predicted block. MMVD coding is limited to 4 vector directions and 8 magnitude values, from ¼ luma sample to 32-luma sample as illustrated on **Figure 8**. MMVD mode provides an intermediate accuracy level, hence an intermediate trade-off between rate cost and MV (Motion Vector) accuracy to signal the motion information.

GPM consists in partitioning a current block PG into two motion partitions MV0 and MV1 along a straight line as illustrated on **Figure 9**. Each motion vector MV0 and MV1 points to a block P0, P1 of a reference video picture of one of the two reference video pictures lists.

The geometric partition may be non-rectangular or rectangular. If rectangular, an asymmetric splitting is done, avoiding redundancy with CU-level binary splitting. The use of GPM is signalled with a CU-level flag as a particular whole-block-based merge mode.

The split line orientation and position relative to the current block center is signaled at CU level through a dedicated GPM index. In total 64 partitions are supported by geometric partitioning mode for each possible CU size $w \times h = 2^m \times 2^n$ with $m,n \in \{3 \cdots 6\}$ excluding 8x64 and 64x8. For instance,

Figure 10 illustrates various split lines that can be achieved, at different position offsets from the CU center, and for various split line angles.

Each part of a geometric partition in the current block PG is inter-predicted using its own motion. Only uni-prediction is allowed for each partition, that is, each part has one motion vector and one reference video picture index. The uni-directional inter-prediction constraint is applied to ensure that only two motion compensated predictions are needed for each current block PG, similarly to the conventional bi-directional inter-prediction.

The motion vector MV0 and MV1 of each partition is derived from two merge indices, respectively for each partition.

After predicting each of part of the geometric partition, the sample values along the geometric partition edge are adjusted using a blending processing with adaptive weights. This is the prediction signal for the whole current block PG and transform and quantization process will be applied to the whole current block PG (not for each partition) as in other whole-block-based prediction modes.

CIIP consists in a combining an inter-prediction signal with an intra-prediction signal to predict a current block. The inter-prediction signal in the CIIP mode is derived using the same inter-prediction process as applied to the whole-block-based merge mode; and the intra-prediction signal is derived following a regular intra-prediction process with a planar mode. Then, the intra and inter prediction signals are combined using weighted averaging, where the weight value is calculated depending on the coding modes of the top and left neighbouring blocks:

$$PCIIP = (Wmerge \times Pmerge + Wintra \times Pintra + 2) \gg 2$$

The sums of weights W_{merge} and W_{intra} is equal to 4 and these weights are constant in the whole current block.

In summary, in VVC, the whole-block-based merge candidate list may comprise spatial MVP candidates similar to HEVC except the two first candidates are swapped: candidate B1 is considered before candidate A1 during the whole-block based merge candidate list construction. The whole-block-based merge candidate list may further comprise TMVP similarly to HEVC, HMVP candidates as in the VVC AMVP mode. Several HMVP candidates are inserted into the whole-block-based merge candidate list so that the merge candidate list reaches the maximum allowed number of MVP candidates (minus 1). The whole-block-based merge candidate list may also comprise up-to 1 pairwise average candidates computed as follows: the two first merge candidates present in the whole-block-based merge candidate list are considered and their motion vectors are averaged. This averaging is computed separately for each reference video picture list L0 and L1. So, if both MVP are bi-directional, motion vectors related to both lists L0 and L1 are averaged. If only one motion vector is present in a reference video picture list, it is taken as is to form the pairwise candidate. Finally, if the merge candidate list does not reach the maximum allowed number of MVP candidates, then the whole-block-based merge candidate list is padded with zero motion vectors.

In VVC, the subblock-based inter-prediction basically consists in dividing the current block into subblocks, typically into 4x4 or 8x8 luma samples subblocks, and the subblock-based motion representation used to define an inter-predicted block is represented by motion information associated with all the subblocks.

In HEVC, only translation motion model is applied for motion compensated temporal prediction. Such translational motion is not able to capture some types of motion like zoom in, zoom out, rotation, perspective motions and irregular motions.

To solve this problem, in VVC, subblock-based affine motion mode can be used at CU level. As shown on **Figure 11**, the affine motion field of a current block is defined from translational motion vectors of two control points (4-parameter affine motion model) or three control points (6-parameter affine motion model). On **Figure 11**, the translational motion vectors v_0, v_1, v_2 of control points located at corners of the current block are used to derive the affine motion field of a current block.

For the 4-parameter affine motion model, motion vector (mv_x, mv_y) at sample location (*x, y*) in a current block is derived as:

$$\begin{cases} mv_x = \frac{mv_{1x} - mv_{0x}}{W} x + \frac{mv_{0y} - mv_{1y}}{W} y + mv_{0x} \\ mv_y = \frac{mv_{1y} - mv_{0y}}{W} x + \frac{mv_{1x} - mv_{0x}}{W} y + mv_{0y} \end{cases} \quad (2)$$

where (mv_{0x}, mv_{0y}) is the translational motion vector of the top-left corner control point, and (mv_{1x}, mv_{1y}) is the motion vector of the top-right corner control point.

For the 6-parameter affine motion model, motion vector at sample location (*x, y*) in a 4x4 subblock of the current block is derived as:

$$\begin{cases} mv_x = \frac{mv_{1x}-mv_{0x}}{W}x + \frac{mv_{2x}-mv_{0x}}{H}y + mv_{0x} \\ mv_y = \frac{mv_{1y}-mv_{0y}}{W}x + \frac{mv_{2y}-mv_{0y}}{H}y + mv_{0y} \end{cases} \quad (3)$$

where (mv_{0x}, mv_{0y}) is the translational motion vector of the top-left corner control point, (mv_{1x}, mv_{1y}) is the translational motion vector of the top-right corner control point, and (mv_{2x}, mv_{2y}) is the translational motion vector of the bottom-left corner control point. Parameters $\frac{mv_{1x}-mv_{0x}}{W}$, $\frac{mv_{2x}-mv_{0x}}{H}$, $\frac{mv_{1y}-mv_{0y}}{W}$ and $\frac{mv_{2y}-mv_{0y}}{H}$ represent the non-translation parameters (rotation, scaling).

To derive motion vector of each subblock (usually luma subblock) of the current block, the motion vector of the center sample of each subblock is calculated according to equations 1 or 2, as shown in **Figure 12**, and rounded to 1/16 fraction accuracy. Then, motion compensation interpolation filters are applied to generate a prediction of each subblock with derived motion vector leading to an inter-prediction of the current block. The subblock size in chroma-components is also 4×4. The MV of a 4×4 chroma subblock is calculated as the average of the MVs of the top-left and bottom-right luma subblocks in the collocated 8x8 luma region.

In the following, a transactional motion vector of a control point is named CPMV (Control Point Motion Vector).

The sub-block-based motion representation used to define an inter-predicted block may be provided according to a subblock-based affine AMVP mode or a subblock-based affine merge mode.

The subblock-based affine merge mode can be applied for a current block with both width and height larger than or equal to 8. An affine merge candidate list of up-to 5 subblock-based motion candidates is used. Subblock-based motion candidates are CPMVP candidates based on motion information associated with spatial neighboring blocks. An index of a selected subblock-based motion candidate of the affine merge candidate list is signalled into the bitstream. Finally, if the affine merge candidate list is not full (5 CPMVP candidates) then the affine merge candidate list is padded with zero motion vectors.

CPMVP candidates may be either so-called inherited CPMVP candidates that are derived by extrapolating affine motion model (CPMVs) of neighbour blocks or so-called constructed CPMVP that are CPMVP candidates derived by combining translation MVs of neighbour subblocks.

In VVC, there are at most two inherited CPMVP candidates, which are derived by extrapolating affine motion model of a left neighbour block and affine model of an above neighbour block. For the left CPMVP candidate, if an affine motion model of the left neighbour A0 exists, the left CPMVP candidate is extrapolated from CPMVs of the affine motion model. Otherwise, the left CPMVP candidate is extrapolated from CPMVs of the affine motion model of the left neighbour A1 if exists. For the above CPMVP candidate, if the affine motion model of the above neighbour B0 exists, the above CPMVP candidate is extrapolated from CPMVs of the affine motion model. Otherwise, if the affine motion model of the above neighbour B1 exists, the above CPMVP candidate is extrapolated from CPMVs of the affine motion model. Otherwise, the CPMVP candidate is extrapolated from CPMVs of the affine motion model of the left neighbour B2 if exists.

Extrapolating affine motion models of neighbour blocks means deriving inherited CPMVP candidates by combining CPMVs of the affine motion models.

As shown in **Figure 13**, if an affine motion model of a left-bottom neighbor subblock A exists, the translational motion vectors v_2 , v_3 and v_4 of the affine motion model that are relative to the top left corner, above-right corner and left-bottom corner of a neighbor block which contains the subblock A are attained. When subblock A is coded with the above 4-parameter affine model, the left CPMVP candidate of the current block is inherited (calculated) by combining the translational motion vectors v_2, and v_3, according to the two following equations.

$$\overrightarrow{v_0} = \overrightarrow{v_2} + (\overrightarrow{v_4} - \overrightarrow{v_2})\left(\frac{Y_{curr} - Y_{neighb}}{H_{neighb}}\right) + (\overrightarrow{v_3} - \overrightarrow{v_2})\left(\frac{X_{curr} - X_{neighb}}{W_{neighb}}\right)$$

$$\overrightarrow{v_1} = \overrightarrow{v_0} + (\overrightarrow{v_3} - \overrightarrow{v_2})\left(\frac{W_{curr}}{W_{neighb}}\right)$$

where (X_{curr}, Y_{curr}) is the position of current block, (X_{neighb}, Y_{neighb}) is the position of the neighboring block, and (W_{neighb}, H_{neighb}) is the size of the neighboring block.

In case that subblock A is coded with the above 6-parameter affine model, the three CPMVs of the current block are calculated by combining the translational motion vectors v_2 , v_3 and v_4 according to the following equations.

$$\overrightarrow{v_0} = \overrightarrow{v_2} + (\overrightarrow{v_4} - \overrightarrow{v_2})\left(\frac{Y_{curr} - Y_{neighb}}{H_{neighb}}\right) + (\overrightarrow{v_3} - \overrightarrow{v_2})\left(\frac{X_{curr} - X_{neighb}}{W_{neighb}}\right)$$

$$\overrightarrow{v_1} = \overrightarrow{v_0} + (\overrightarrow{v_3} - \overrightarrow{v_2})\left(\frac{W_{curr}}{W_{neighb}}\right)$$

$$\overrightarrow{v_2} = \overrightarrow{v_0} + (\overrightarrow{v_4} - \overrightarrow{v_2})\left(\frac{H_{curr}}{H_{neighb}}\right)$$

In VVC, constructed affine candidates are derived by combining non-affine MVs of neighbor blocks. MVs of control points are derived from spatial and temporal neighbor subblocks.

Figure 14 shows an example for deriving constructed CPMVP candidates by combining translational MVs of neighbor blocks.

$CPMV_k$ (k=1, 2, 3, 4) represents the translational MV associated with a k-th control point of the current block. For $CPMV_1$, if the translational MV of the neighbor subblock B2 exists, $CPMV_1$ equals the translation MV. Otherwise, if the translational MV of the neighbor subblock B3 exists, $CPMV_1$ equals the translation MV. Otherwise, if the translational MV of the neighbor subblock A2 exists, $CPMV_1$ equals the translation MV. For $CPMV_2$, if the translational MV of the neighbor subblock B1 exists, $CPMV_2$ equals the translation MV. Otherwise, if the translational MV of the neighbor subblock B0 exists, $CPMV_2$ equals the translation MV. For $CPMV_3$, if the translational MV of the neighbor subblock A1 exists, $CPMV_3$ equals the translation MV. Otherwise, if the translational MV of the neighbor subblock A0 exists, $CPMV_3$ equals the translation MV. For $CPMV_4$, if the translational MV of a co-located neighbor subblock in a reference video picture at position T exists, $CPMV_4$ equals the translation MV.

Constructed CPMVP candidates are derived by combining $CPMV_k$ as follows: if $CPMV_1$, $CPMV_2$ and $CPMV_3$ exist, the constructed CPMVP candidate is derived by combining {$CPMV_1$, $CPMV_2$, $CPMV_3$}. Otherwise, if $CPMV_1$, $CPMV_2$ and $CPMV_4$ exist, the constructed CPMVP candidate is derived by combining {$CPMV_1$, $CPMV_2$, $CPMV_4$}. Otherwise, if $CPMV_1$, $CPMV_3$ and $CPMV_4$ exist, the constructed CPMVP candidate is derived by combining {$CPMV_1$, $CPMV_3$, $CPMV_4$}. Otherwise, if $CPMV_2$, $CPMV_3$ and $CPMV_4$ exist, the constructed CPMVP candidate is derived by combining {$CPMV_2$, $CPMV_3$, $CPMV_4$}. Otherwise, if $CPMV_1$ and $CPMV_2$ exist, the constructed CPMVP candidate is derived by combining {$CPMV_1$, $CPMV_2$}. Otherwise, if $CPMV_1$ and $CPMV_3$ exist, the constructed CPMVP candidate is derived by combining {$CPMV_1$, $CPMV_3$}.

To avoid motion scaling in case $CPMV_k$s point to different reference video pictures, combinations of control point MVs associated with the $CPMV_k$s are discarded.

Combining 3 $CPMV_k$s leads to a 6-parameter affine motion model (equation 2) and combining of 2 CPMVs leads to a 4-parameter affine motion model (equation 1).

The subblock-based affine merge mode uses an affine merge candidate list of CPMVP candidates. A merge index $mergeIdx$ indicates the CPMVP candidate used to derive the motion information of a current block. A best CPMVP candidate in the affine merge candidate list is determined for the current block, as the one which minimizes the rate distortion costs for the coding of a given block.

The affine merge candidate list may comprise SbTMVP (subblock-based Temporal Motion Vector Prediction) candidate and/or inherited CPMVP candidates and/or constructed CPMVP candidates as discussed above. Finally, if the affine merge candidate list does not reach a maximum allowed number of candidates, then the affine merge candidate list is padded with zero motion vectors.

SbTMVP candidate may be derived as follows: similar to TMVP candidate, SbTMVP candidate is derived from motion information of co-located subblock, if exists, in a reference video picture. SbTMVP candidate differs from TMVP candidate in the following two main aspects:

- TMVP predicts motion at CU-level, but SbTMVP predicts motion at subblock level (sub-CU-level);
- TMVP fetches the temporal motion vectors from the co-located block in the reference video picture, SbTMVP applies a motion shift before fetching the temporal motion information from the reference video picture, where the motion shift is obtained from the motion vector from one of the spatial neighboring subblocks of the current block.

The subblock-based affine AMVP mode can be applied for current blocks with both width and height larger than or equal to 16 in VVC. In subblock-based affine AMVP mode, CPMV differences Mvds between MVs of control points located at corners of the current block and their CPMVPs (Control Point Motion Vector Predictors) are signaled into the bitstream. Finally, a CPMVP index referring to a CPMVP candidate of an affine AMVP candidate list is signaled into the bitstream.

The CPMVPs used to predict the MVs of control points located at corners of the current block are derived from the affine AMVP candidate list comprising two CPMVP candidates.

The affine AMVP candidate list may comprise inherited CPMVP candidates and/or constructed CPMVP candidates.

In the ECM ("Algorithm description of Enhanced Compression Model 7 (ECM 7)", M. Coban, F. Le Léannec, R.-L. Liao, K. Naser, J. Ström, L. Zhang, Document JVET-AB2025, Joint Video Experts Team (JVET) of ITU-T SG 16 WP 3 and ISO/IEC JTC 1/SC 29, 28th Meeting, Germany, 21–28 October 2022, https://jvet-experts.org/doc_end_user/documents/28_Mainz/wg11/JVET-AB2025-v1.zip), the motion information used to define an inter-predicted block may also be represented according to the so-called Bilateral Matching AMVP-merge mode (BM-AMVP-merge mode).

The BM-AMVP-merge mode is allowed when at least one reference video picture is available in one reference picture list (along one so-called inter-direction) of the video picture comprising the current block and at least one reference video picture is available in the other reference picture list (along another inter-direction) of the video picture. In the BM-AMVP-merge mode, the motion information used to define an inter-predicted block comprises a first motion information associated with a reference video picture of a reference video picture list, and a second motion information associated with a reference video picture of another reference video picture list.

In the BM-AMVP-merge mode as defined in ECM, the first motion information is a first whole-block-based motion vector (MV) associated with a reference video picture of a reference video picture list associated with an inter-direction and the second motion information is a second whole-block-based MV associated with a reference video picture of another reference video picture list associated with the other inter-direction.

The first whole-block-based MV is represented as discussed above in relation with the whole-block-based AMVP mode in VVC, thus is derived from a whole-block-based motion vector predictor (MVP), a signaled reference picture index and a signaled motion vector difference, obtained through the whole-block-based AMVP mode.

The second whole-block-based MV is represented as discussed above in relation with the whole-block-based merge mode, thus is derived from the whole-block-based motion vector predictor (MVP) obtained through the whole-block-based merge mode.

The whole-block-based MVP used to derive the second whole-block-based MV (i.e., a mergeIdx index in the whole-block-based merge MVP candidate list indicated by refListMerge index) is derived from the following bilateral matching method which minimizes a bilateral matching cost Bmcost given by:

$$mergeIdx = \underset{mIdx\ in\ merge\ list}{\text{ArgMin}} \left(Bmcost(MvpIdx[refListAmvp], mIdx[refListMerge])\right)$$

where $mIdx[refListMerge]$ is an index that refers to an MVP candidate of the whole-block-based merge MVP candidate list indicated by refListMerge index, and MvpIdx[refListAmvp] is the whole-block-based MVP used to predict the first whole-block-based MV of the BM-AMVP-merge mode.

For every MVP candidate in the whole-block-based merge MVP candidate list, the bilateral matching cost is calculated using the MVP candidate and MvpIdx[refListAmvp]. The MVP candidate with the smallest cost is selected as being the whole-block-based MVP used to derive the second whole-block-based MV.

In VVC in order to increase the accuracy of the MVs of the merge mode, a bilateral matching (BM) based decoder side motion vector refinement method, denoted DMVR method, is applied to the current block with the motion vectors derived through the whole-block based AMVP mode (MV0 on **Figure 15**) and the second whole-block-based MV (MV1 on **Figure 15**) derived through the whole-block-based merge mode, as starting points. Its principle is the following one. In bi-prediction operation, refined motion vectors MV0' and MV1' are derived around the two initial motion vectors MV0 and MV1 pointing to reference blocks of reference video pictures of the reference video picture lists L0 and L1, by minimizing the bilateral matching cost between the two reference blocks (minimizing the motion vector difference Mdiff). Basically, local search is to derive a MV refinement offset MV_offset. The local search typically applies an n×n (n is an integer value) square search pattern to loop through a search range [–sHor, sHor] in horizontal direction and [–sVer, sVer] in vertical direction. The bilateral matching cost (BM cost) is calculated as a sum of mvDistanceCost and sadCost, where mvDistanceCost is representative of a motion vector coding cost and increases as a function of the motion vector magnitude and sadCost is a metrics providing differences between the two reference blocks. For example, sadCost is a sum of absolute difference (SAD) of samples of the two reference blocks. When the BM cost at the center point of the n×n search pattern has the minimum cost, the local search is terminated. Otherwise, the current minimum cost search point becomes the new center

point of the n×n search pattern and continue to search for the minimum cost, until it reaches the end of the search range.

In DVMR, the search points are surrounding the initial MV and the MV refinement offset obey the MV difference mirroring rule. In other words, any points that are checked by DMVR, denoted by candidate MV pair (MV0, MV1) obey the following two equations:

$$MV0' = MV0 + MV_offset \quad (4)$$

$$MV1' = MV1 - MV_offset \quad (5)$$

where MV_offset represents the MV refinement offset between the initial MV and the refined MV in one of the reference pictures.

The DMVR searching includes an integer sample offset searching step (first step of DMVR) followed by a fractional refinement step (second step of DMVR). The refinement search range is two integer luma samples from the initial MV.

The refined MV derived by DMVR method is used to generate the inter prediction samples and also used in temporal motion vector prediction for future pictures coding. While the original MV is used in deblocking process and also used in spatial motion vector prediction for future CU coding.

In VVC, 25 points full search is applied for the first step of the DMVR method. The BM cost of the initial MV pair is first calculated. If the BM cost of the initial MV pair is smaller than a threshold, the first step of the DMVR method is terminated. Otherwise, BM costs of the remaining 24 points are calculated and checked in raster scanning order. The searching point with the smallest BM cost is selected as the output of the first step of the DMVR method.

To reduce the penalty of the uncertainty of DMVR refinement, it is proposed to favor the original MV during the DMVR process. The SAD between the reference blocks referred by the initial MV candidates is decreased by 1/4 of the SAD value.

To save the calculational complexity, the second step of the DMVR method is derived by using parametric error surface equation, instead of additional search with SAD comparison. The fractional sample refinement is conditionally invoked based on the output of the first step of the DMVR method. When the first step of the DMVR method is terminated with center having the smallest SAD in either the first iteration or the second iteration of first step of the DMVR method, the fractional sample refinement (second step of the DMVR method) is further applied.

In parametric error surface based sub-pixel offsets estimation, the center position BM cost and the BM costs at four neighboring positions from the center are used to fit a 2-D parabolic error surface equation of the following form:

$$E(x,y) = A(x - x_{min})^2 + B(y - y_{min})^2 + C \quad (6)$$

where (x_{min}, y_{min}) corresponds to the fractional position with the least BM cost and C corresponds to the minimum BM cost value. By solving the above equations by using the BM cost value of the five search points, the (x_{min}, y_{min}) is computed as:

$$x_{min} = (E(-1,0) - E(1,0))/(2(E(-1,0) + E(1,0) - 2E(0,0))) \quad (7)$$

$$y_{min} = (E(0,-1) - E(0,1))/(2((E(0,-1) + E(0,1) - 2E(0,0)\big)) \quad (8)$$

The value of x_{min} and y_{min} are automatically constrained to be between − 8 and 8 since all BM cost values are positive, and the smallest value is $E(0,0)$. This corresponds to half peal offset with 1/16th-pel MV accuracy in VVC. The computed fractional (x_{min}, y_{min}) are added to the integer distance refinement MV to get the sub-pixel accurate refinement delta MV.

In VVC, the application of DMVR is restricted and is only applied for the CUs that fulfill one particular DMVR conditions.

A DMVR condition is fulfilled when CUs are coded with one of the following coding modes and features:

- CU level merge mode with bi-prediction MV;
- One reference picture is in the past and another reference picture is in the future with respect to the current picture;
- The distances (i.e., POC difference) from two reference pictures to the current picture are same;
- Both reference pictures are short-term reference pictures;
- CU has more than 64 luma samples;
- Both CU height and CU width are larger than or equal to 8 luma samples;
- BCW weight index indicates equal weight;
- Weighted Prediction (WP) is not enabled for the current block; Weighted prediction allows to combine a multiplicative weighting factor and an additive offset are applied to the motion-compensated prediction.

("Weighted prediction in the H.264/MPEG AVC video coding standard", J.M. Boyce, May 2004, 10.1109/iscas.2004.1328865).

- CIIP mode is not used for the current block.

In VVC, the resolution of the MVs is 1/16 luma samples. The samples at the fractional position are interpolated using an 8-tap interpolation filter. In DMVR, the search points are surrounding the initial fractional-pel MV with integer sample offset, therefore the samples of those fractional position need to be interpolated for DMVR search process. To reduce the calculation complexity, the bi-linear interpolation filter is used to generate the fractional samples for the searching process in DMVR. Another important effect is that by using bi-linear filter is that with 2-sample search range, the DVMR does not access more reference samples compared to the normal motion compensation process. After the refined MV is attained with DMVR search process, the normal 8-tap interpolation filter is applied to generate the final prediction. In order to not access more reference samples to normal MC (Motion Compensation) process, the samples, which is not needed for the interpolation process based on the original MV but is needed for the interpolation process based on the refined MV, will be padded from those available samples.

When the width and/or height of a CU are larger than 16 luma samples, it is further split into subblocks with width and/or height equal to 16 luma samples. The maximum unit size for DMVR searching process is limit to 16x16.

In ECM, DMVR is applied to affine merge coded blocks when DMVR condition is fulfilled. This is the so-called affine DMVR. The first step of affine DMVR (integer sample offset searching step) is applied to the translation part of the affine motion (equation 3) such that a translation MV offset is added to all the CPMVs of the candidate in the affine merge list if the candidate meets the DMVR condition. The MV offset is derived by minimizing the BM cost which is the same as conventional DMVR.

The affine DMVR consists of 3x3 square search pattern (8 search points) used to loop through the search range which is set as [-3, 3] to find the best integer MV refinement offset (first step of affine DMVR).

Figure 16 shows an example of scheme and search points order used by the affine DMVR method. The cross x denotes the initial position of a search and position 0,…,7 denotes all the eight positions of search points.

Then, fractional refinement (second step of affine DMVR) is conducted around the best integer position and an error surface estimation is performed at last to find an optimal MV refinement offset with 1/16 precision.

In affine DMVR, there is no favor to the original MV, and all search points are evaluated.

In JVET contribution JVET-AB0178 (https://jvet-experts.org/doc_end_user/documents/28_Mainz/wg11/JVET-AB2028-v1.zip) CPMV refinement for affine DMVR is proposed to further improve affine DMVR, wherein a different MV refinement offset may be applied to different CPMVs.

The method as described in JVET-AB0178 may be applied in merge candidate of affine merge mode and affine MMVD mode.

Figure 17 illustrates schematically a block diagram of the steps of a CPMV refinement method as described in JVET-AB0178.

CPMV refinement method follows an affine DMVR method as described in the related art.

In a first step 171, for each control-point motion vector initCpMvLX[cpIdx] with cpIdx=0..numCpMv – 1 and wherein numCpMv is the number of CPMVs of the current affine coding block, the method performs bilateral matching for a block that centered by the control-points to derive refined CPMVs bmRefinedCpMvLx[cpIdx].

Next, loop over combinations of initCpMvLX[cpIdx] and bmRefinedCpMvLx[cpIdx], derive the best set of CPMVs that minimize the BM cost of the current block.

In the second step 172, optional, the CPMVs of the best set of CPMVs are iteratively refined to further minimize the BM cost of the current block following the principles of the second step of affine DMVR. In each iteration, one single CPMV is refined while the others are fixed.

The method of **Figure 17** is advantageous because it improves the compression efficiency of state-of-the-art video codecs.

However, the drawback is that the obtained trade-off between compression efficiency improvement and the increase in encoder and decoder complexity is not so attractive, because the method implies significant codec complexity increase.

The goal of the present disclosure is to improve the trade-off between compression efficiency increase and encoding time overhead of the CPMV refinement method as proposed in JVET-AB0178.

At least one embodiment of the present disclosure has been devised with the foregoing in mind.

At least one of the aspects generally relates to video picture encoding and decoding, one other aspect generally relates to transmitting a bitstream provided or encoded and one other aspect relates to receiving/accessing a decoded bitstream.

At least one of the embodiments is described for encoding/decoding a video picture but extends to the encoding/decoding of video pictures (sequences of pictures) because each video picture is sequentially encoded/decoded as described below.

Moreover, the at least one embodiments are not limited to MPEG standards such as AVC (ISO/IEC 14496-10 Advanced Video Coding for generic audio-visual services, ITU-T Recommendation H.264, https://www.itu.int/rec/T-REC-H.264-202108-P/en), EVC (ISO/IEC 23094-1 Essential video coding), HEVC (ISO/IEC 23008-2 High Efficiency Video Coding, ITU-T Recommendation H.265, https://www.itu.int/rec/T-REC-H.265-202108-P/en, VVC (ISO/IEC 23090-3 Versatile Video Coding, ITU-T Recommendation H.266, https://www.itu.int/rec/T-REC-H.266-202008-I/en but may be applied to other standards and recommendations such as AV1 (AOMedia Video 1, http://aomedia.org/av1/specification/) for example. The at least one embodiment may apply to pre-existing or future-developed, and extensions of any such standards and recommendations. Unless indicated otherwise, or technically precluded, the aspects described in the present disclosure may be used individually or in combination.

A pixel corresponds to the smallest display unit on a screen, which can be composed of one or more sources of light (1 for monochrome screen or 3 or more for colour screens).

A video picture, also denoted frame or picture frame, comprises at least one component (also called picture component, or channel) determined by a specific picture/video format which specifies all information relative to pixel values and all information which may be used by a display unit and/or any other device to display and/or to decode video picture data related to the video picture.

A video picture comprises at least one component usually expressed in the shape of an array of samples.

A monochrome video picture comprises a single component and a color video picture may comprise three components.

For example, a color video picture may comprise a luma (or luminance) component and two chroma components when the picture/video format is the well-known (Y,Cb,Cr) format or may comprise three color components (one for Red, one for Green and one for Blue) when the picture/video format is the well-known (R,G,B) format.

Each component of a video picture may comprise a number of samples relative to a number of pixels of a screen on which the video picture is intended to be display. In variants, the number of samples comprised in a component may be a multiple (or fraction) of a number of samples comprised in another component of a same video picture.

For example, in the case of a video format comprising a luma component and two chroma component like the (Y,Cb,Cr) format, dependent on the color format considered, the chroma component may contain half the number of samples in width and/or height, relative to the luma component.

A sample is the smallest visual information unit of a component composing a video picture. A sample value may be, for example a luma or chroma value or a colour value of a (R, G, B) format.

A pixel value is the value of a pixel of a screen. A pixel value may be represented by one sample for monochrome video picture and by multiple co-located samples for color video picture. Co-located samples associated with a pixel mean samples corresponding to the location of a pixel in the screen.

It is common to consider a video picture as being a set of pixel values, each pixel being represented by at least one sample.

A block of a video picture is a set of samples of one component of the video picture. A block of at least one luma sample or a block of at least one chroma sample may be considered when the picture/video format is the well-known (Y,Cb,Cr) format, or a block of at least one color sample when the picture/video format is the well-known (R, G, B) format.

The at least one embodiment is not limited to a particular picture/video format.

Generally speaking, the present disclosure relates to various embodiments to reduce the complexity of the CPMV refinement method of JVET-AB0178, while preserving the compression efficiency obtained with JVET-AB0178 as much as possible.

In one first embodiment, the MV/CPMV refinement search is optimized by storing systematically the results of the affine DMVR i.e., the obtained best MVs and the lowest BM cost (output of the first or second step of the affine DMVR method).

In the ECM, in second step of affine DMVR and steps 171 and 172, the affine DMVR searching scheme is processed and sometimes repeated several times to improve the compression efficiency by selecting the MVs that provide the BM cost. When repeated several times, the second step of affine the DMVR method can be skipped if the previous iteration does not provide any better solution.

When using several iterations of the affine DMVR searching scheme, the initial MV and the best BM cost are updated with the best results (best CPMVs and best BM cost) obtained at the previous iterations.

Let's suppose position 0 is the best position. **Figure 18** shows the positions that will be evaluated in the next iteration. Positions corresponding to grey shaped rectangles are the evaluated positions of the previous iteration. Positions corresponding to hashed rectangles are the evaluated positions of the previous iteration that will be reused in the current iteration. Positions 0, 1, 2, 7 and, 6 will be evaluated in the new iteration.

In the ECM, in the case of multiple iterations of the refinement process are triggered, the result of an iteration (best MVs/CPMVs and the lowest distortion) are stored (saved) only if it's the first iteration. By processing like that, when this refinement is coupled with other algorithms, other following algorithms are not initialized with the best identified MVs/CPMVs or do not use the lowest achieved BM cost.

According the first embodiment, the results (best MVs and the lowest BM cost) are systematically stored after each iteration of the first of second step of the affine DMVR method.

In one second embodiment, the search scheme can be divided into two kinds of positions:

- main positions which may be for example left, top, right and, bottom, i.e., positions {1, 3, 5, 7} in **Figure 16**.
- corner positions which may be for example top left, top right, bottom right, and bottom left, i.e., positions {0, 2, 4, 6} in **Figure 16**.

According to the second embodiment, main positions are evaluated first and next corner positions are evaluated accordingly to the results of adjacent positions of the corner positions.

In one first variant of the second embodiment, the evaluation of an adjacent position of a corner position is skipped if none of the adjacent positions of the corner position is the current best position.

For example, the evaluation of position 0 (corner position) can be processed according to the results of positions 1, 7 and the initial position x (adjacent positions of the corner position 0) in **Figure 16**. The probability that the position 0 is the best position is low, if neither position 1, position 7, nor the initial position x are the iteration's current best position. In this case, it is beneficial to skip the evaluation of position 0 to save run times.

In a second variant of the second embodiment, a corner position is evaluated if BM costs of both adjacent positions of the corner position are in a given range of the current best BM cost.

The range can be defined from 0 to best distortion weighted by a factor strictly superior to one.

For example, let's consider that position 7 (adjacent position of the corner position 0) is the best position. Using the first variant of the second embodiment, positions 2 and 4 are skipped and positions 1, 7 and x are evaluated. However, if the BM cost of position 1 is far higher than the current best BM cost, i.e., the BM cost of position 7, the probability that position 0 is the best position is low. The probability that the position 0 is the best position is higher if both the BM cost of positions 1, 7 and x are in a given range (not low).

In one third embodiment, the best MV that provides the lowest BM cost between both reference video picture lists L0 and L1. The motion vector candidate refining (second step of affine DMVR) is processed for a given list, i.e., only one MV is refined, the one of the corresponding reference video picture list (either L0 or L1). The MV refinement offset follows the usual scheme and search points order used by the affine DMVR as above discussed in relation with **Figure 16**.

On the encoder side, both reference video picture list MVs are refined sequentially and independently to identify and select the best prediction mode.

To measure the BM cost, the reference video picture list predictions need to be available.

In the state of the art, for a given PU, the distortion (for example evaluated by SAD) is evaluated per subblock (from the PU size to a 4x4 block), and both reference video picture list predictions are computed. A subblock is an aggregation of contiguous 4x4 blocks (at least one) that share the same MVs.

To optimize such an evaluation of the distortion (for example evaluated by SAD), the prediction of the reference video picture list that is not refined is unchanged/fixed and can be computed only once if the prediction is stored in a smart manner for the given PU. For example, for the first defined MV refinement offsets, both predictions are computed, while in the following MV refinement offsets, only the predictions of the refined video picture list are computed, saving half of the prediction computation.

Furthermore, instead of computing the distortion (for example evaluated by SAD) at the subblock level, it can be computed at the PU level. In the prior state of this art, the distortion (for example evaluated by SAD) between the two-reference video picture list predictions is computed per subblock and summed over all subblocks to have a distortion (for example evaluated by SAD) at the PU level. It is then possible to generate the predictions by subblock and to measure the distortion at the PU level afterward. It helps to reduce the number of function calls (one per PU instead of one per subblock), and to use more efficient intrinsic to reduce the run-time processing as bigger pixels surface are addressed.

In one fourth embodiment, step 172 is bypassed for a CPMV according to a comparison between a bilateral matching cost associated with the CPMV that is performed in the first step 171 and a threshold.

This fourth embodiment avoids spending time evaluating merge candidates and thus reducing the run-time-consuming of the affine DMVR method because step 172 is the most run-time-consuming of the affine DMVR method as described in relation with **Figure 17**.

In a first variant of the fourth embodiment, if the BM cost performed for a CPMV in step 171 is lower than a threshold TH1, step 172 is bypassed for the CPMV.

Then, the CPMV is partially optimized (refined).

Such an early termination supposes that the BM cost (distortion) is already low, and that the refinement considerably outperforms the current merge candidate Rate-Distortion trade-offs.

In a second variant of the fourth embodiment, if the BM cost performed for a CPMV in step 171 is higher than a threshold TH2, step 172 is bypassed for the CPMV.

Then, the CPMV is partially optimized (refined).

Such an early termination supposes that the BM cost (distortion) is quite high and that the merge candidate is not competitive enough.

In a third variant of the fourth embodiment, the thresholds TH1 and/ or TH2 are either adaptive to the PU size, or fixed.

During the iterative refinements (steps 171 and 172), the CPMVs are sequentially refined to improve compression efficiency. The affine DMVR method then tries to refine a first CPMV, then a second, and finally, in the case of a 6-parameters affine model a third CPMV. The refinements are processed exhaustively, i.e., all CPMVs are refined whatever the results of the preceding CPMV refinement.

In a third variant of the fourth embodiment, the second 172 step is bypassed for the third CPMV when a BM cost (distortion) associated with the first or second CPMV fulfils bypass conditions.

In one example embodiment of the third variant of the fourth embodiment, a bypass condition is fulfilled when the BM cost associated with the first or second CPMVs that is performed in the second step 172 in higher than the BM cost associated with the first or second CPMVs that is performed in the first step 171.

In one other example embodiment of the third variant of the fourth embodiment, a bypass condition is fulfilled when the BM cost associated with the first or second CPMV that is performed in the second step 172 in lower than the BM cost associated with the first or second CPMV that is performed in the first step 171 and if the decrease of the bilateral costs is lower than a third threshold TH3.

In a fifth embodiment, the affine DMVR method is disabled over specific block (CU) shapes.

In the state of the art, the affine DMVR is executed for each CU with both CU height and CU width larger than or equal to 8 luma samples. However, the affine DMVR method may provide different run-times/compression efficiency trade-offs for all CU shapes. Consequently, it is interesting to disable the affine DMVR over specific CU shapes for example when the run-times/compression efficiency trade-offs are not satisfying. By identifying the CU shapes on which the affine DMVR is not well performing, the affine DMVR may be disabled to save run times.

This fifth embodiment is further advantageous because when an affine DMVR is bypassed for a CU having a specific shape, the CU syntax signalled for this CU may also be bypassed to further reduce the bitrate.

In a first variant of the fifth embodiment, the affine DMVR method (steps 171 and 172) may be disabled when a width or height of the block (CU) to be inter-coded is higher than a first value, e.g., 128, when the width and height are equal.

In a second variant of the fifth embodiment, the affine DMVR method (steps 171 and 172) may be disabled when the width or height of the block (CU) to be inter-coded is higher than a second value, e.g., 64 when the width and height are different.

In a variant of the first and second variant of the fifth embodiment, CU shapes (width and height of the inter coded CU) that disable affine DMVR may be signalled in a bitstream to be replicated at the decoder side.

In a first embodiment of the variant, at least one specific CU shape that disables affine DMVR (steps 171 and 172) may be signalled by signalling maximal and/or minimal CU size, i.e., maximal and minimum CU width and/or height expressed for example as a number of pixels).

In a second embodiment of the variant, the at least one block shape that disables affine DMVR (steps 171 and 172) may be signalled by signalling minimal and/or maximal CU ratio between a maximum of the CU width and block height, and a minimum of the CU width and CU height.

In the state of the art, for each inter mode, a list of candidates is generated using neighbour blocks, temporal information and combined spatial, and temporal information as above discussed in the introducing part of the present disclosure.

Regarding the affine DMVR method, a merge candidate list is generated using available spatial and temporal information. The merge candidate list is not optimal same merge candidates may be duplicated in the merge candidates list.

Duplicated merge candidates are suboptimal for several reasons.

Firstly, a duplicated merge candidate is evaluated by the DMVR method like the merge candidate but is not selected as it provides a lower compression efficiency due to a higher merge index compared to the merge candidate with a lower merge index. Then, evaluation duplicated merge candidates increases the run-time of the DMVR method for no compression enhancement.

Secondly, presence of duplicated merge candidates in the merge candidate list decreases Rate-Distortion performances of merge candidates following the duplicated merge candidates by increasing uselessly the merge indices associated with the following merge candidates.

Thirdly, when the merge candidate list is bounded, several potential merge candidates are discarded in the case of a list maximal size is reached while useless duplicated merge candidates exist in the merge candidate list.

To overcome such drawbacks, in one sixth embodiment, it is checked whether a new merge candidate intended to be added to the merge candidate list is not already present in the merge candidate list.

The sixth embodiment helps limit the run-time overhead of the DMVE method while providing better compression performances compared to a merge candidate list comprising at least one duplicate merge candidate.

In one variant of the sixth embodiment, the reference video picture index of a new merge candidate is compared to the reference video picture index of the merge candidates of the merge candidate list, and the MVs of both reference video picture lists (L0 and L1). In the case of an affine block, all CPMVs of both lists are compared. More precisely, each affine merge index refers to motion predictor information that indicates which CPMVs are used to derive the motion information. The motion information is represented by one uni-directional or bi-directional temporal prediction type, up-to 2 reference video picture indices and up-to 3 control points motion vectors (CPMVs), each associated with a reference video picture index of one of the two reference video picture lists (L0 or L1). Then, when comparing two affine merges candidates, the motion information of both lists (L0 or/and L1) are compared. For a list, it includes comparing the reference video picture index, and the CPMVs.

A potential candidate is identified as a duplicate if the reference indexes and the MVs/CPMVs are identical.

The variant of the sixth embodiment only discards strict duplicated merge candidates. It can be enhanced by discarding potential candidates with MVs/CPMVs too close to one list's candidate.

For an example, if all the differences between the MVs/CPMVs of the potential candidate and one merge candidate of the list, are lower than a threshold, the potential candidate is discarded.

The comparison comprises comparing the reference indexes, compute the MVs/CPMVs differences and compare the MVs/CPMVs differences with a threshold. In this example, the purpose is to compare the motion information of both candidates. It differs with the previous description, with

the criteria over CPMVs is enlarged, discarding further candidates. It consists now in discarding a candidate with CPMVs similar to a list's candidate, i.e., that all CPMVs' differences of both merge candidates are lower than a threshold.

If the reference indexes are identical and the MVs/CPMVs difference is lower than a threshold TH4, the potential candidate is not added to the merge candidate list. The threshold TH4 can be either fixed, or adaptive, like adaptive to the PU size.

Regarding the DMVR method, at the encoder side, all the merge candidates of the merge candidate list are refined, i.e., the final merge candidates may differ from the list's merge candidates.

Consequently, it's possible that a list's merge candidate matches an affine DMVR refined merge candidate from the list. More precisely, the encoder will process the affine DMVR algorithm over all the affine merge candidates of the list. As described below, the affine DMVR refines the CPMVs of an affine merge candidate, so changes the CPMVs. It's then possible, that the Nth refined affine merge candidate of the list got motion information (video picture reference indexes and CPMVs) equals or similar (i.e., that the CPMVs are closed) to an affine merge candidate with a merge index higher than N.

In this case, it is inefficient to apply DMVR method on the matched merge candidate. It is then possible, at the encoder side (that needs to evaluate each merge candidate), to bypass a merge candidate DMVR refinement when a merge candidate is similar to a DMVR refined merge candidate. Similar strategies as above can be used to discard a merge candidate DMVR refinement.

Figure 19 shows a schematic block diagram illustrating an example of a system 600 in which various aspects and embodiments are implemented.

System 600 may be embedded as one or more devices including the various components described below. In various embodiments, system 600 may be configured to implement one or more of the aspects described in the present disclosure.

Examples of equipment that may form all or part of the system 600 include personal computers, laptops, smartphones, tablet computers, digital multimedia set top boxes, digital television receivers, personal video recording systems, connected home appliances, connected vehicles and their associated processing systems, head mounted display devices (HMD, see-through glasses), projectors (beamers), "caves" (system including multiple displays), servers, video encoders, video decoders, post-processors processing output from a video decoder, pre-processors providing input to a video encoder, web servers, video servers (e.g. a broadcast server, a video-on-demand server or a web server), still or video camera, encoding or decoding chip or any other communication devices. Elements of system 600, singly or in combination, may be embodied in a single integrated circuit (IC), multiple ICs, and/or discrete components. For example, in at least one embodiment, the processing and encoder/decoder elements of system 600 may be distributed across multiple ICs and/or discrete components. In various embodiments, system 600 may be communicatively coupled to other similar systems, or to other electronic devices, via, for example, a communications bus or through dedicated input and/or output ports.

System 600 may include at least one processor 610 configured to execute instructions loaded therein for implementing, for example, the various aspects described in the present disclosure. Processor 610 may include embedded memory, input output interface, and various other circuitries as known in the art. System 600 may include at least one memory 620 (for example a volatile memory device and/or a non-volatile memory device). System 600 may include a storage device 640, which may include non-volatile memory and/or volatile memory, including, but not limited to, Electrically Erasable Programmable Read-Only Memory (EEPROM), Read-Only Memory (ROM), Programmable Read-Only Memory (PROM), Random Access Memory (RAM), Dynamic Random-Access Memory (DRAM), Static Random-Access Memory (SRAM), flash, magnetic disk drive, and/or optical disk drive. The storage device 640 may include an internal storage device, an attached storage device, and/or a network accessible storage device, as non-limiting examples.

System 600 may include an encoder/decoder module 630 configured, for example, to process data to provide encoded/decoded video picture data, and the encoder/decoder module 630 may include its own processor and memory. The encoder/decoder module 630 may represent module(s) that may be included in a device to perform the encoding and/or decoding functions. As is known, a device may include one or both encoding and decoding modules. Additionally, encoder/decoder module 630 may be implemented as a separate element of system 600 or may be incorporated within processor 610 as a combination of hardware and software as known to those skilled in the art.

Program code to be loaded onto processor 610 or encoder/decoder 630 to perform the various aspects described in the present disclosure may be stored in storage device 640 and subsequently

loaded onto memory 620 for execution by processor 610. In accordance with various embodiments, one or more of processor 610, memory 620, storage device 640, and encoder/decoder module 630 may store one or more of various items during the performance of the processes described in the present disclosure. Such stored items may include, but are not limited to video picture data, information data used for encoding/decoding video picture data, a bitstream, matrices, variables, and intermediate or final results from the processing of equations, formulas, operations, and operational logic.

In several embodiments, memory inside of the processor 610 and/or the encoder/decoder module 630 may be used to store instructions and to provide working memory for processing that may be performed during encoding or decoding.

In other embodiments, however, a memory external to the processing device (for example, the processing device may be either the processor 610 or the encoder/decoder module 630) may be used for one or more of these functions. The external memory may be the memory 620 and/or the storage device 640, for example, a dynamic volatile memory and/or a non-volatile flash memory. In several embodiments, an external non-volatile flash memory may be used to store the operating system of a television. In at least one embodiment, a fast external dynamic volatile memory such as a RAM may be used as working memory for video coding and decoding operations, such as for MPEG-2 part 2 (also known as ITU-T Recommendation H.262 and ISO/IEC 13818-2, also known as MPEG-2 Video), AVC, HEVC, EVC, VVC, AV1, etc.

The input to the elements of system 600 may be provided through various input devices as indicated in block 690. Such input devices include, but are not limited to, (i) an RF portion that may receive an RF signal transmitted, for example, over the air by a broadcaster, (ii) a Composite input terminal, (iii) a USB input terminal, (iv) an HDMI input terminal, (v) a bus such as CAN (Controller Area Network), CAN FD (Controller Area Network Flexible Data-Rate), FlexRay (ISO 17458) or Ethernet (ISO/IEC 802-3) bus when the present disclosure is implemented in the automotive domain.

In various embodiments, the input devices of block 690 may have associated respective input processing elements as known in the art. For example, the RF portion may be associated with elements necessary for (i) selecting a desired frequency (also referred to as selecting a signal, or band-limiting a signal to a band of frequencies), (ii) down-converting the selected signal, (iii) band-limiting again to a narrower band of frequencies to select (for example) a signal frequency band which may be referred to as a channel in certain embodiments, (iv) demodulating the down-converted and band-limited signal, (v) performing error correction, and (vi) demultiplexing to select the desired stream of data packets. The RF portion of various embodiments may include one or more elements to perform these functions, for example, frequency selectors, signal selectors, band-limiters, channel selectors, filters, downconverters, demodulators, error correctors, and de-multiplexers. The RF portion may include a tuner that performs various of these functions, including, for example, down-converting the received signal to a lower frequency (for example, an intermediate frequency or a near-baseband frequency) or to baseband.

In one set-top box embodiment, the RF portion and its associated input processing element may receive an RF signal transmitted over a wired (for example, cable) medium. Then, the RF portion may perform frequency selection by filtering, down-converting, and filtering again to a desired frequency band.

Various embodiments rearrange the order of the above-described (and other) elements, remove some of these elements, and/or add other elements performing similar or different functions.

Adding elements may include inserting elements in between existing elements, such as, for example, inserting amplifiers and an analog-to-digital converter. In various embodiments, the RF portion may include an antenna.

Additionally, the USB and/or HDMI terminals may include respective interface processors for connecting system 600 to other electronic devices across USB and/or HDMI connections. It is to be understood that various aspects of input processing, for example, Reed-Solomon error correction, may be implemented, for example, within a separate input processing IC or within processor 610 as necessary. Similarly, aspects of USB or HDMI interface processing may be implemented within separate interface ICs or within processor 610 as necessary. The demodulated, error corrected, and demultiplexed stream may be provided to various processing elements, including, for example, processor 610, and encoder/decoder 630 operating in combination with the memory and storage elements to process the data stream as necessary for presentation on an output device.

Various elements of system 600 may be provided within an integrated housing. Within the integrated housing, the various elements may be interconnected and transmit data therebetween using suitable connection arrangement 690, for example, an internal bus as known in the art, including

the I2C bus, wiring, and printed circuit boards.

The system 600 may include communication interface 650 that enables communication with other devices via communication channel 651. The communication interface 650 may include, but is not limited to, a transceiver configured to transmit and to receive data over communication channel 651. The communication interface 650 may include, but is not limited to, a modem or network card and the communication channel 651 may be implemented, for example, within a wired and/or a wireless medium.

Data may be streamed to system 600, in various embodiments, using a Wi-Fi network such as IEEE 802.11. The Wi-Fi signal of these embodiments may be received over the communications channel 651 and the communications interface 650 which are adapted for Wi-Fi communications. The communications channel 651 of these embodiments may be typically connected to an access point or router that provides access to outside networks including the Internet for allowing streaming applications and other over-the-top communications.

Other embodiments may provide streamed data to the system 600 using a set-top box that delivers the data over the HDMI connection of the input block 690.

Still other embodiments may provide streamed data to the system 600 using the RF connection of the input block 690.

The streamed data may be used as a way for signaling information used by the system 600. The signaling information may comprise the bitstream B and/or information such a number of pixels of a video picture and/or any coding/decoding setup parameters.

It is to be appreciated that signaling may be accomplished in a variety of ways. For example, one or more syntax elements, flags, and so forth may be used to signal information to a corresponding decoder in various embodiments.

System 600 may provide an output signal to various output devices, including a display 661, speakers 671, and other peripheral devices 681. The other peripheral devices 681 may include, in various examples of embodiments, one or more of a stand-alone DVR, a disk player, a stereo system, a lighting system, and other devices that provide a function based on the output of system 600.

In various embodiments, control signals may be communicated between the system 600 and the display 661, speakers 671, or other peripheral devices 681 using signaling such as AV.Link (Audio/Video Link), CEC (Consumer Electronics Control), or other communications protocols that enable device-to-device control with or without user intervention.

The output devices may be communicatively coupled to system 600 via dedicated connections through respective interfaces 660, 670, and 680.

Alternatively, the output devices may be connected to system 600 using the communications channel 651 via the communications interface 650. The display 661 and speakers 671 may be integrated in a single unit with the other components of system 600 in an electronic device such as, for example, a television.

In various embodiments, the display interface 660 may include a display driver, such as, for example, a timing controller (T Con) chip.

The display 661 and speaker 671 may alternatively be separate from one or more of the other components, for example, if the RF portion of input 690 is part of a separate set-top box. In various embodiments in which the display 661 and speakers 671 may be external components, the output signal may be provided via dedicated output connections, including, for example, HDMI ports, USB ports, or COMP outputs.

In **Figures 1-19**, various methods are described herein, and each of the methods includes one or more steps or actions for achieving the described method. Unless a specific order of steps or actions is required for proper operation of the method, the order and/or use of specific steps and/or actions may be modified or combined.

Some examples are described with regard to block diagrams and/or operational flowcharts. Each block represents a circuit element, module, or portion of code which includes one or more executable instructions for implementing the specified logical function(s). It should also be noted that in other implementations, the function(s) noted in the blocks may occur out of the indicated order. For example, two blocks shown in succession may, in fact, be executed substantially concurrently or the blocks may sometimes be executed in the reverse order, depending on the functionality involved.

The implementations and aspects described herein may be implemented in, for example, a method or a process, an apparatus, a computer program, a data stream, a bitstream, or a signal. Even if only discussed in the context of a single form of implementation (for example, discussed only as a method), the implementation of features discussed may also be implemented in other forms (for

example, an apparatus or computer program).

The methods may be implemented in, for example, a processor, which refers to processing devices in general, including, for example, a computer, a microprocessor, an integrated circuit, or a programmable logic device. Processors also include communication devices.

Additionally, the methods may be implemented by instructions being performed by a processor, and such instructions (and/or data values produced by an implementation) may be stored on a computer readable storage medium. A computer readable storage medium may take the form of a computer readable program product embodied in one or more computer readable medium(s) and having computer readable program code embodied thereon that is executable by a computer. A computer readable storage medium as used herein may be considered a non-transitory storage medium given the inherent capability to store the information therein as well as the inherent capability to provide retrieval of the information therefrom. A computer readable storage medium may be, for example, but is not limited to, an electronic, magnetic, optical, electromagnetic, infrared, or semiconductor system, apparatus, or device, or any suitable combination of the foregoing. It is to be appreciated that the following, while providing more specific examples of computer readable storage mediums to which the present embodiments may be applied, is merely an illustrative and not an exhaustive listing as is readily appreciated by one of ordinary skill in the art: a portable computer diskette; a hard disk; a read-only memory (ROM); an erasable programmable read-only memory (EPROM or Flash memory); a portable compact disc read-only memory (CD-ROM); an optical storage device; a magnetic storage device; or any suitable combination of the foregoing.

The instructions may form an application program tangibly embodied on a processor-readable medium.

Instructions may be, for example, in hardware, firmware, software, or a combination. Instructions may be found in, for example, an operating system, a separate application, or a combination of the two. A processor may be characterized, therefore, as, for example, both a device configured to carry out a process and a device that includes a processor-readable medium (such as a storage device) having instructions for carrying out a process. Further, a processor-readable medium may store, in addition to or in lieu of instructions, data values produced by an implementation.

An apparatus may be implemented in, for example, appropriate hardware, software, and firmware. Examples of such apparatus include personal computers, laptops, smartphones, tablet computers, digital multimedia set top boxes, digital television receivers, personal video recording systems, connected home appliances, head mounted display devices (HMD, see-through glasses), projectors (beamers), “caves” (system including multiple displays), servers, video encoders, video decoders, post-processors processing output from a video decoder, pre-processors providing input to a video encoder, web servers, set-top boxes, and any other device for processing video pictures or other communication devices. As should be clear, the equipment may be mobile and even installed in a mobile vehicle.

Computer software may be implemented by the processor 610 or by hardware, or by a combination of hardware and software. As a non-limiting example, the embodiments may be also implemented by one or more integrated circuits. The memory 620 may be of any type appropriate to the technical environment and may be implemented using any appropriate data storage technology, such as optical memory devices, magnetic memory devices, semiconductor-based memory devices, fixed memory, and removable memory, as non-limiting examples. The processor 610 may be of any type appropriate to the technical environment, and may encompass one or more of microprocessors, general purpose computers, special purpose computers, and processors based on a multi-core architecture, as non-limiting examples.

Embodiments of the present disclosure also provide an electronic device, including: a processor; and a memory for storing instructions executable by the processor. The processor is configured to perform the method as described in any embodiment above.

As will be evident to one of ordinary skill in the art, implementations may produce a variety of signals formatted to carry information that may be, for example, stored or transmitted. The information may include, for example, instructions for performing a method, or data produced by one of the described implementations. -For example, a signal may be formatted to carry the bitstream of a described embodiment. Such a signal may be formatted, for example, as an electromagnetic wave (for example, using a radio frequency portion of spectrum) or as a baseband signal. The formatting may include, for example, encoding a data stream and modulating a carrier with the encoded data stream. The information that the signal carries may be, for example, analog or digital information. The signal may be transmitted over a variety of different wired or wireless links, as is known. The signal

may be stored on a processor-readable medium.

The terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting. As used herein, the singular forms "a", "an", and "the" may be intended to include the plural forms as well, unless the context clearly indicates otherwise. It will be further understood that the terms "includes/comprises" and/or "including/comprising" when used in this specification, may specify the presence of stated, for example, features, integers, steps, operations, elements, and/or components but do not preclude the presence or addition of one or more other features, integers, steps, operations, elements, components, and/or groups thereof. Moreover, when an element is referred to as being "responsive" or "connected" or “associated with” to another element, it may be directly responsive or connected to or associated with the other element, or intervening elements may be present. In contrast, when an element is referred to as being "directly responsive" or "directly connected" to or “directly associated with” other element, there are no intervening elements present.

It is to be appreciated that the use of any of the symbol/term “/”, “and/or”, and “at least one of”, for example, in the cases of “A/B”, “A and/or B” and “at least one of A and B”, may be intended to encompass the selection of the first listed option (A) only, or the selection of the second listed option (B) only, or the selection of both options (A and B). As a further example, in the cases of “A, B, and/or C” and “at least one of A, B, and C”, such phrasing is intended to encompass the selection of the first listed option (A) only, or the selection of the second listed option (B) only, or the selection of the third listed option (C) only, or the selection of the first and the second listed options (A and B) only, or the selection of the first and third listed options (A and C) only, or the selection of the second and third listed options (B and C) only, or the selection of all three options (A and B and C). This may be extended, as is clear to one of ordinary skill in this and related arts, for as many items as are listed.

Various numeric values may be used in the present disclosure. The specific values may be for example purposes and the aspects described are not limited to these specific values.

It will be understood that, although the terms first, second, etc. may be used herein to describe various elements, these elements are not limited by these terms. These terms are only used to distinguish one element from another. For example, a first element could be termed a second element, and, similarly, a second element could be termed a first element without departing from the teachings of the present disclosure. No ordering is implied between a first element and a second element.

Reference to “one embodiment” or “an embodiment” or “one implementation” or “an implementation”, as well as other variations thereof, is frequently used to convey that a particular feature, structure, characteristic, and so forth (described in connection with the embodiment/implementation) is included in at least one embodiment/implementation. Thus, the appearances of the phrase “in one embodiment” or “in an embodiment” or “in one implementation” or “in an implementation”, as well any other variations, appearing in various places throughout the present disclosure are not necessarily all referring to the same embodiment.

Similarly, reference herein to “in accordance with an embodiment/example/implementation” or “in an embodiment/example/implementation”, as well as other variations thereof, is frequently used to convey that a particular feature, structure, or characteristic (described in connection with the embodiment/example/implementation) may be included in at least one embodiment/example/implementation. Thus, the appearances of the expression “in accordance with an embodiment/example/implementation” or “in an embodiment/example/implementation” in various places in the present disclosure are not necessarily all referring to the same embodiment/example/implementation, nor are separate or alternative embodiment/examples/implementation necessarily mutually exclusive of other embodiments/examples/implementation.

Reference numerals appearing in the claims are by way of illustration only and shall have no limiting effect on the scope of the claims. Although not explicitly described, the present embodiments/examples and variants may be employed in any combination or sub-combination.

When a figure is presented as a flow diagram, it should be understood that it also provides a block diagram of a corresponding apparatus. Similarly, when a figure is presented as a block diagram, it should be understood that it also provides a flow diagram of a corresponding method/process.

Although some of the diagrams include arrows on communication paths to show a primary direction of communication, it is to be understood that communication may occur in the opposite direction to the depicted arrows.

Various implementations involve decoding. “Decoding”, as used in the present disclosure, may encompass all or part of the processes performed, for example, on a received video picture (including

possibly a received bitstream which encodes one or more video picture) in order to produce a final output suitable for display or for further processing in the reconstructed video domain. In various embodiments, such processes include one or more of the processes typically performed by a decoder. In various embodiments, such processes also, or alternatively, include processes performed by a decoder of various implementations described in the present disclosure, for example,

As further examples, in one embodiment “decoding” may refer only to de-quantizing, in one embodiment “decoding” may refer to entropy decoding, in another embodiment “decoding” may refer only to differential decoding, and in another embodiment “decoding” may refer to combinations of de-quantizing, entropy decoding and differential decoding. Whether the phrase “decoding process” may be intended to refer specifically to a subset of operations or generally to the broader decoding process will be clear based on the context of the specific description and is believed to be well understood by those skilled in the art.

Various implementations involve encoding. In an analogous way to the above discussion about “decoding”, “encoding” as used in the present disclosure may encompass all or part of the processes performed, for example, on an input video picture in order to produce an output bitstream. In various embodiments, such processes include one or more of the processes typically performed by an encoder. In various embodiments, such processes also, or alternatively, include processes performed by an encoder of various implementations described in the present disclosure.

As further examples, in one embodiment “encoding” may refer only to quantizing, in one embodiment “encoding” may refer only to entropy encoding, in another embodiment “encoding” may refer only to differential encoding, and in another embodiment “encoding” may refer to combinations of quantizing, differential encoding and entropy encoding. Whether the phrase “encoding process” may be intended to refer specifically to a subset of operations or generally to the broader encoding process will be clear based on the context of the specific descriptions and is believed to be well understood by those skilled in the art.

Additionally, the present disclosure may refer to “obtaining” various pieces of information. Obtaining the information may include one or more of, for example, estimating the information, calculating the information, predicting the information, or retrieving the information from memory, processing the information, moving the information, copying the information, erasing the information, calculating the information, determining the information, predicting the information, or estimating the information.

Additionally, the present disclosure may refer to “receiving” various pieces of information. Receiving the information may include one or more of, for example, accessing the information, or receiving information from a communication network.

Also, as used herein, the word “signal” refers to, among other things, indicating something to a corresponding decoder. For example, in certain embodiments the encoder signals a particular information such as coding parameter or encoded video picture data. In this way, in an embodiment the same parameter may be used at both the encoder side and the decoder side. Thus, for example, an encoder may transmit (explicit signaling) a particular parameter to the decoder so that the decoder may use the same particular parameter. Conversely, if the decoder already has the particular parameter as well as others, then signaling may be used without transmitting (implicit signaling) to simply allow the decoder to know and select the particular parameter. By avoiding transmission of any actual functions, a bit savings is realized in various embodiments. It is to be appreciated that signaling may be accomplished in a variety of ways. For example, one or more syntax elements, flags, and so forth are used to signal information to a corresponding decoder in various embodiments. While the preceding relates to the verb form of the word “signal”, the word “signal” may also be used herein as a noun.

A number of implementations have been described. Nevertheless, it will be understood that various modifications may be made. For example, elements of different implementations may be combined, supplemented, modified, or removed to produce other implementations. Additionally, one of ordinary skill will understand that other structures and processes may be substituted for those disclosed and the resulting implementations will perform at least substantially the same function(s), in at least substantially the same way(s), to achieve at least substantially the same result(s) as the implementations disclosed. Accordingly, these and other implementations are contemplated by the present disclosure.

CLAIMS

1. A method of decoding a video picture, by means of motion compensated temporal bi-prediction of an inter coded block using two reference video pictures in two separate reference video picture lists, and two affine motion fields defined by at least two control point motion vectors (CPMVs) associated to each reference picture, the method comprising:

for each CPMV, performing a bilateral matching for a block centred on the CPMV to derive at least two refined CPMVs at an integer precision, and selecting a set of CPMVs comprising non-refined or refined CPMVs at an integer precision to lead to an overall predicted block with a minimum bilateral matching cost;

for each successive CPMV of the selected set of CPMVs that is associated with a block, refining the CPMV at a sub-sample precision to minimize a bilateral matching cost of the block,

wherein the refining is bypassed according to a comparison between a bilateral matching cost associated with the CPMV for which the bilateral matching is performed and a threshold.

2. The method of claim 1, wherein the refining is bypassed for the CPMV in response to the bilateral matching cost associated with the CPMV for which the bilateral matching is performed being lower than a first threshold.

3. The method of claim 1, wherein the refining is bypassed for the CPMV in response to the bilateral matching cost associated with the CPMV for which the bilateral matching is performed being higher than a second threshold.

4. The method of claim 2 or 3, wherein the first threshold and/or second threshold is/are fixed or adaptive to a prediction unit size.

5. The method of any one of claims 1 to 4, wherein the two affine motion fields are defined by a first CPMV, a second CPMV and a third CPMV, and wherein the refining is bypassed for the third CPMV in response to a bilateral matching cost associated with the first CPMV or the second CPMV fulfilling a bypass condition.

6. The method of claim 5, wherein the bypass condition comprises one of:

the bilateral cost associated with the first CPMV or the second CPMV for which the refining is performed being higher than the bilateral matching cost associated with the first CPMV or the second CPMV for which the bilateral matching is performed; or

the bilateral matching cost associated with the first CPMV or the second CPMV for which the refining is performed being lower than the bilateral matching cost associated with the first CPMV or the second CPMV for which the bilateral matching is performed, and a decrease of the bilateral costs being lower than a third threshold.

7. The method of any one of claims 1 to 6, wherein the performing and the selecting, and the refining are disabled over specific block shapes.

8. The method of claim 7, wherein the performing and the selecting, and the refining are disabled in response to:

a width or a height of the block to be inter-coded being higher than a first value when the width and the height are equal; or

the width or the height of the block to be inter-coded being higher than a second value when the width and the height are different.

9. The method of any one of claims 7 or 8, wherein a block shape is defined according to a width or a height of the inter coded block, and wherein at least one block shape that disables the performing and the selecting, and the refining is signaled in a bitstream.

10. The method of claim 9, wherein the at least one block shape that disables the performing and the selecting, and the refining is signalled by signalling at least one of maximal and minimum block widths, or maximal and minimum block heights; or

the at least one block shape that disables the performing and the selecting, and the refining is signalled by signalling at least one of a minimal block ratio between width and height, or a maximum block ratio between width and height.

11. A non-transitory computer-readable storage medium carrying instructions that, when executed by a processor of a device, cause the device to perform the method according to any one of claims 1 to 10.

12. A device of decoding a video picture, by means of motion compensated temporal bi-prediction of an inter coded block using two reference video pictures in two separate reference video picture lists, and two affine motion fields defined by at least two control point motion vectors (CPMVs) associated to each reference picture, comprising:

a processor; and

a memory for storing instructions executable by the processor;

wherein the processor is configured to:

for each CPMV, perform a bilateral matching for a block centred on the CPMV to derive at least two refined CPMVs at an integer precision, and select a set of CPMVs comprising non-refined or refined CPMVs at an integer precision to lead to an overall predicted block with a minimum bilateral matching cost;

for each successive CPMV of the selected set of CPMVs that is associated with a block, refine the CPMV at a sub-sample precision to minimize a bilateral matching cost of the block,

wherein refining the CPMV is bypassed according to a comparison between a bilateral matching cost associated with the CPMV for which the bilateral matching is performed and a threshold.

13. The device of claim 12, wherein the refining is bypassed for the CPMV in response to the bilateral matching cost associated with the CPMV for which the bilateral matching is performed being lower than a first threshold.

14. The device of claim 12, wherein the refining is bypassed for the CPMV in response to the bilateral matching cost associated with the CPMV for which the bilateral matching is performed being higher than a second threshold.

15. The device of claim 13 or 14, wherein the first threshold and/or second threshold is/are fixed or adaptive to a prediction unit size.

16. The device of any one of claims 12 to 15, wherein the two affine motion fields are defined by a first CPMV, a second CPMV and a third CPMV, and wherein the refining is bypassed for the third CPMV in response to a bilateral matching cost associated with the first CPMV or the second CPMV fulfilling a bypass condition.

17. The device of claim16, wherein the bypass condition comprises one of:

the bilateral cost associated with the first CPMV or the second CPMV for which the refining is performed being higher than the bilateral matching cost associated with the first CPMV or the second CPMV for which the bilateral matching is performed; or

the bilateral matching cost associated with the first CPMV or the second CPMV for which the refining is performed being lower than the bilateral matching cost associated with the first CPMV or the second CPMV for which the bilateral matching is performed, and a decrease of the bilateral costs being lower than a third threshold.

18. The device of any one of claims 12 to 17, wherein performing the bilateral matching and selecting the set of CPMVs, and refining the CPMV are disabled over specific block shapes.

19. The device of claim 18, wherein the performing and the selecting, and the refining are disabled in response to:

a width or a height of the block to be inter-coded being higher than a first value when the width and the height are equal, or

the width or the height of the block to be inter-coded being higher than a second value when the width and the height are different.

20. The device of claim 18 or 19, wherein a block shape is defined according to a width or a height of the inter coded block, and wherein at least one block shape that disables the performing and the selecting, and the refining is signaled in a bitstream,

wherein the at least one block shape that disables the performing and the selecting, and the refining is signalled by signalling at least one of maximal and minimum block widths, or maximal and minimum block heights; or

the at least one block shape that disables the performing and the selecting, and the refining is signalled by signalling at least one of a minimal block ratio between width and height, or a maximum block ratio between width and height.