



(51) International Patent Classification:
G01R 31/28 (2006.01)

(21) International Application Number:
PCT/US2011/050761

(22) International Filing Date:
8 September 2011 (08.09.2011)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
12/877,846 8 September 2010 (08.09.2010) US

(71) Applicant (for all designated States except US): **LEX-MARK INTERNATIONAL, INC.** [US/US]; IP Law Department/ Bldg. 082-1, 740 West New Circle Road, Lexington, KY 40550 (US).

(72) Inventors; and

(75) Inventors/Applicants (for US only): **BAILEY, James, Ray** [US/US]; 131 Kingston Drive, Georgetown, KY 40324 (US). **CASE, Christopher, Wilson** [US/US]; 102 Kelsie Court, Georgetown, KY 40324 (US). **SHARPE, James, Patrick** [US/US]; 3120 Sandersville Road, Lexington, KY 40511 (US).

(74) Agent: **ESSER, William, F.**; Lexmark International, Inc., IP Law Dept./ Bldg. 082-1, 740 West New Circle Road, Lexington, KY 40550 (US).

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:

- with international search report (Art. 21(3))
- before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments (Rule 48.2(h))

(54) Title: INTEGRATED CIRCUIT WITH PROGRAMMABLE LOGIC ANALYZER, ENHANCED ANALYZING AND DEBUGGING CAPABILITIES AND METHOD




Fig. 14

(57) Abstract: An integrated circuit including a logic analyzer with enhanced analyzing and debugging capabilities and a method therefor. In one embodiment, an integrated circuit includes a logic analyzer having a first input receiving a plurality of signals and an output for providing an indication of a detection, by the logic analyzer, of at least one trigger event; and a built in self test block having a first input for receiving one or more of the signals appearing at the first input of the logic analyzer, a second input coupled to the output of the logic analyzer for selectively enabling the BIST block, the BIST block generating and maintaining a signature based upon the first and second inputs thereof.