



(51) International Patent Classification:  
*G06F 15/78* (2006.01)

(21) International Application Number:  
PCT/EP2024/060105

(22) International Filing Date:  
14 April 2024 (14.04.2024)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:  
23168999.3 20 April 2023 (20.04.2023) EP

(71) Applicant: **LTU LICENS AB** [SE/SE]; Aurorum 1, 977 75 Luleå (SE).

(72) Inventors: **DELSING, Jerker**; c/o LTU LICENS AB, Aurorum 1, 977 75 Luleå (SE). **PANIAGUA, Cristina**; c/o LTU LICENS AB, Aurorum 1, 977 75 Luleå (SE). **SING CHOUHAN, Shailesh**; c/o LTU LICENS AB, Aurorum 1, 977 75 Luleå (SE).

(74) Agent: **STRÖM & GULLIKSSON AB**; P.O. Box 5275, 102 46 Stockholm (SE).

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CV, CZ, DE, DJ, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IQ, IR, IS, IT, JM, JO, JP, KE, KG, KH, KN, KP, KR, KW, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, MG, MK, MN, MU, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, WS, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, CV, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SC, SD, SL, ST, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, ME, MK, MT, NL, NO, PL, PT, RO, RS, SE,

(54) Title: CHIPILET ARRANGEMENT




Fig. 4

(57) Abstract: A chiplet arrangement (100) is presented. The chiplet arrangement (100) is controllable by an external communications interface (150). The chiplet arrangement (100) comprises at least one chiplet (110a, 110b, 110c) connected to a chiplet network (120), wherein the at least one chiplet (110a, 110b, 110c) comprises at least one hardware resource (112a,..., 112e). The chiplet arrangement (100) is provided with a chiplet control plane (300) configured to orchestrate one or more microsystems (210, 220, 230). Each microsystem (210, 220, 230) comprising at least one hardware resource (112a,..., 112e) and an addressable connection at the chiplet network (120). The control plane (300) is further configured to expose one or more microsystems (210, 220, 230) as microservices (410,..., 440) at the external communications interface (150).

[Continued on next page]

SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN,  
GQ, GW, KM, ML, MR, NE, SN, TD, TG).

**Published:**

— *with international search report (Art. 21(3))*