

22
2115578

- 1 -

GROUP SUPERVISORY CONTROL SYSTEM FOR ELEVATOR

The present invention relates to an improved apparatus for group supervisory control system for an elevator.

In the typical group supervisory control system for an elevator system, when a hall call is registered, an elevator car suitable for
5 responding to the hall call is selected dependent on data required for the group supervisory control, whereby the hall call is allocated to use car.

Proposals have been made in publications such as the Japanese Unexamined Patent Publication No. 115566/1980 in which a day is
10 divided into a plurality of time zones, traffic and service data for an elevator are statistically gathered for each previous time zone in order to perform group supervisory control for elevator cars.

The conventional system is illustrated in Figures 1 to 4.

In the Figures, the reference numeral (1) designates a car
15 controlling apparatus for controlling cars (only one apparatus is shown in the figure); (1a) designates car condition data such as a car call, car load, car direction; (2) designates a group supervisory control system; (2a) designates data for statistics such as condition of each car, waiting time of a hall call, an estimated floor for
20 response; (2b) designates a group supervisory data such as the floor allocated by the hall call; (2c) designates a hall call registration

23

releasing signal; (3) designates a statistical apparatus for statistic
operation of traffic and service data for an elevator; (3a) designates
a statistical data such as a hall call probability, a car call probability,
the passage entering times at each floor; (4) designates exterior appa-
5 ratuses such as a hall call detection apparatus, a waiting passenger
number detection apparatus; (4a) designates a hall signal such as a
hall button signal, a signal indicative of the number of waiting passe-
ngers; (6) designates an up-call button signal which changes to "H"
by operating the up-call button (not shown) at the first floor; (7)
10 designates a counter which counts number of times input I changing
to "H" to output signals and is reset to zero when an input R changes
to "H"; (8) designates a gate circuit for outputting the input I when
an input G changes to "H"; (9) designates an adder for adding inputs
A and B; (10) designates a time zone renewal pulse which changes to
15 "H" with a predetermined time interval (for example, for each one
hour); (11) designates a delay circuit whose output changes to "H"
with a predetermined delay when an input changes to "H"; (12a),
(12b), ..., (12x) designate time zone signals shown in Figure 3 where-
in (12a) designates the time zone signal which is in "H" level from
20 the time when the time zone renewal pulse (10) in "H" at 7 a.m.
changes to "L" to the time when the pulse in "H" at 8 a.m. changes
to "L"; (12b) designates the time zone signal, similar to the signal
(12a), which is in "H" level from 8 a.m. to 9 a.m. and (12x) desig-
nates the time zone signal, similar to the previous signals, which
25 keeps "H" state from 6 a.m. to 7 a.m.; (13A)-(13X) [(13D)-(13X)
are not shown] designate AND gates; (14)-(37) [(17)-(37) are not
shown] designate call times memory circuits for each time zone;
(14A)-(37A) [(17A)-(37A) are not shown] designate gate circuits
similar to the gate circuit (8); (14B)-(37B) [(17B)-(37B) are not

shown] designate memory circuits which memorize data of the input I to output signals and are reset to zero when the input R changes to "H"; (14C)-(37C) [(17C)-(37C) are not shown] designate gate circuits similar to the gate circuit (8); (38) designates a counter similar to the counter (7); (39) designates a reset signal which changes to "H" at 0:00 a.m. on Sunday; (40) designates a divider for outputting a value by dividing the input A by the input B; (41) designates a memory circuit similar to the memory circuits (14B)-(37B) [(17B)-(37B) are not shown]; and (41a) designates the output of the memory circuit (41) as a first floor up-call probability signal included in the statistical data (3a) of the Figure 1. The same circuit is provided at each floor other than the first floor and also in the down-call system.

When the up-call button at the first floor is operated, the up-call button signal (6) changes to "H" whereby the counter (7) counts the number, that is, the number of operations of the up-call button. When the time zone renewal pulse (10) changes to "H" at 7 a.m., the gate circuit (8) is opened and the times of call occurring in one hour from 6 a.m. to 7 a.m. which is counted by the counter (7) are input to the adder (9). The output of the delay circuit (11) changes to "H" with a predetermined time delay after the time zone renewal pulse (10) changes to "H" whereby the counter (7) is reset to start recounting. When the time zone signal (12a) changes to "H", the gate circuit (14c) is opened to output the total value accumulated in the memory circuit (14B) from the previous day, that is, the total counts of the call times accumulated during one hour from 7 a.m. to 8 a.m. from the previous day. On the other hand, the counter (38) counts the number of time zones (12a), i.e., the number of the days and accordingly, the mean value per day of the call times occurring in one hour from 7 a.m. to 8 a.m. is calculated by the divider (40).

The value is memorized in the memory circuit (41) and is output as a call times probability signal (41a). On the other hand, the output of the gate circuit (14c) is input to the adder (9) to be added with the call times during previous one hour. When the time zone renewal pulse (10) changes to "H" at 8 a.m., the output of the AND gate (13A) changes to "H" to open the gate circuit (14A) whereby the data of the adder (9) is memorized in the memory circuit (14B). When the time zone signal (12a) changes to "L", the gate circuits (14A), (14C) are closed and simultaneously, the time zone signal (12b) changes to "H" to open the gate circuit (15c) whereby the total value of the call times occurring in one hour from 8 a.m. to 9 a.m. which has been accumulated from the previous day is output and the mean value per day is output from the divider (40). When it is 0:00 a.m. on Sunday, the reset signal (39) changes to "H" to reset all the call times on each time zone. As a result, the output of the divider (40) is given as the mean value for a week for each time zone. The same description can be applied to the floors other than the first floor and also to the down-call.

Thus, the call time probability signal (41a) indicative of the means value of the call times is fed to the group supervisory control apparatus (2) as the statistical data to perform a group supervisory control.

The traffic condition of an elevator greatly varies dependent on time zones as shown in Figure 4. In the conventional system, the time zones having the same time width are applied as shown in the time axis TA, to the time from 8 p.m. to 5 a.m. which indicates a small change in traffic condition at night and to the times of 7 a.m. - 9 a.m., 11 a.m. - 1 p.m. and 4 p.m. - 6 p.m. which indicate large changes in traffic condition in day. The statistical data for time

zones in which the change of traffic condition is large become coarse thereby resulting in inferior elevator services. In order to increase the number of time zones to avoid the disadvantage, the number of the
5 call times memory circuits (14) - (37) must be increased thereby increasing cost. It can be considered that long time zones are provided at night time as a fixed time zone. However, it may vary dependent on buildings and the seasons.

10

The present invention seeks to overcome the disadvantage of the conventional system and to provide a group supervisory control system for an elevator which provides
15 correct statistical data without increasing memory capacity and which also provides improved services by determining time zones when a predetermined condition concerning traffic and service data is established.

More particularly the present invention provides a
20 group supervisory control system which operates statistically in response to traffic data derived from the operation of elevator cars over respective time zones and which thereby controls the operation of said cars, the system comprising a traffic data recording circuit
25 for recording said traffic data, and a time zone setting device for setting the time zones when a predetermined condition concerning the traffic data recorded in the traffic data recording circuit is established.

30 Figure 1 is a block diagram of the conventional group supervisory control system for an elevator;
Figure 2 is a block diagram showing a part of the statistics apparatus of Figure 1;
Figure 3 is a time chart associated with the apparatus
35 in Figure 2;
Figure 4 is a diagram showing traffic condition for an elevator;

Figures 5 and 6 are block diagrams of an embodiment of the group supervisory control system of the present invention;

Figures 7 to 10 are block diagrams of another embodiment of the present invention;

5 Figures 11 and 12 are block diagrams of still another embodiment of the present invention; and

Figure 13 is a block diagram of a separate embodiment of the present invention.

10 An embodiment of the present invention will be described with reference to Figures 1 to 6. In the Figures, the suffixed "-1" to "-3" of the references respectively designate cars No. 1 to No. 3 and the suffixes "A", "B", "C" ... of the references respectively designate the first, the second, the third time zones. In Figures 5 and 6, the reference numeral (51) designates an increased load
15 signal expressed by a percentage of the car load which increases dependent on the entrance of passengers to the loading capacity of the car; (52) designates a door closing pulse signal (an adding timing pulse) which changes to "H" by the closing of the door after the car stops in response to a hall call and the door opening; (53)
20 designates an increased load operating circuit; (53A) designates an adder for adding an input A to an input B; (53B) designates a gate circuit for outputting an input I when an input G changes to "H"; (53C) designates a memory circuit which memorizes the data of the input I to output a signal and makes data zero for resetting when
25 an input R changes to "H"; (54) designates an adder for adding the input A to the input B to output a signal; (55) designates an increased load reference signal which corresponds, for example, to a value of 500%; (56) designates a comparator which compares the input A with the input B to change an output to "H" when $B \geq A$ is

given and otherwise to keep the output in "L" level; (57) designates an OR gate; (58) designates a monostable device for generating a pulse having a predetermined time width when the input changes to "H"; (59) designates a time signal generated from a clock (not shown); (60) designates a signal which corresponds to 0:00 a.m.; (61) designates a coincidence detection circuit which changes the output to "H" when the input A is coincident with the input B; (62) designates a monostable device similar to the monostable device (58); (63) designates a shift register which changes only an output P_0 to "H" by resetting data when an input R changes to "H", and causes sequentially the outputs $P_1, P_2, \dots$ to be in "H" level for each time when an input S changes to "H"; (63a), (63b), (63c) ... respectively designate the first, the second, the third ... time zone initiation signals; (64) designates a delay circuit which changes to "H" after a predetermined time when the input becomes "H" level (which is shorter than the pulse width of the time zone renewal pulse (10)); (65) designates an OR gate; (66) designates a monostable device which has a function similar to the monostable device (58) to generate the time zone renewal pulse (10); (67) designates a NOT gate; (68) designates a monostable device similar to the monostable device (58); (69) designates an AND gate; and (70) designates a R-S flip-flop (referred to as a memory hereinbelow) for rendering the first, the second, the third ... time zone signals (12a), (12b), (12c) ... "H" level when set.

The operation of the embodiment will be described.

When a car No. 1 stops in response to a hall call and passengers enter into the car, the car load increases whereby a increased load signal (51-1) corresponding to the increased car load is input to the adder (53A-1) to be added to a value memorized in the memory

29

- 8 -

circuit (53C-1). When the door closing signal (52-1) changes to "H" by closing the door, the gate circuit (53B-1) is opened and data of the adder (53A-1) are memorized in the memory circuit (53-1). In each of the increased load operating circuits (53-1) - (53-3) of the
5 respective cars, the increased load is added for each time of car stopping and the increased loads of the cars are added by the adder (54). When a value thus added exceeds 500%, the output of the comparator (56) changes to "H" and the monostable device (58) generates a pulse. The output of the OR gate (57) also changes
10 to "H" and the memory circuits (53C-1) - (53C-3) for the cars are all reset. On the other hand, the time signal (59) coincides with the signal (60) at 0:00 a.m. whereby the output of the coincidence detection circuit (61) changes to "H" and the monostable device (62) generates a pulse, thus the shift register (63) is reset to change
15 the first time zone initiation signal (63a) to "H". When the monostable device (58) generates the pulse, the first time zone initiation signal (63a) changes to "L" whereas the second time zone initiation signal (63b) changes to "H", thus the output of the OR gate (65) is changed to "H" to change the time zone renewal pulse (10) as the
20 output of the monostable device (66) to "H". When the time zone renewal pulse (10) changes to "L", the output of the NOT gate (67) changes to "H" to open the AND gate (69B). On the other hand, when the second time zone initiation signal (63b) changes to "H", the output of the delay circuit (64B) changes to "H" with a short
25 time delay whereby the output of the AND gate (69B) changes to "H" to set the memory (70B) and the second time zone signal (12b) changes to "H". During that time, the memory (70A) has been set to keep the first time zone signal (12a) in "H" level. When the output of the NOT gate (67) changes to "H", the monostable device

(68) generates a pulse to reset the memory (70A) and the first time zone signal (12a) changes to "L".

Thus, the time zone renewal pulse (10) changes to "H" for each time when the added value of the increased loads of the cars exceeds the increased load reference value (55) to sequentially generate the time zone signals (12a), (12b), (12c) ... whereby finely divided time zones can be given as shown in the time axis TB of Figure 4. Thus, a correct statistical data of the hall call in changed time zones can be obtained as described with reference to Figure 2.

Figures 7 - 10 illustrate another embodiment of the present invention.

In this embodiment, the increased load in the last day is divided by number of designated time zones to obtain average times of passenger entrance for each time zone of the last day thereby giving the same passenger entrance times for all the designated time zones.

In the figures, the reference numeral (80) designates gate circuits similar to the gate circuit (53B); (81) designates an OR gate; (82), (83) designate gate circuits similar to the gate circuit (53B); (84) designates a pulse which corresponds to the output of the monostable device (62) in Figure 5 and is generated at 0:00 a.m.; (85) designates a shift register similar to the shift register (63); (86) designates a delay circuit similar to the delay circuit (64); (87) designates an adder similar to the adder (53A); (88) designates a gate circuit similar to the gate circuit (53B); (89) designates a memory circuit similar to the memory circuit (53C); (89a) designates an output signal indicative of the total times of passenger entrance; (90) designates car stop time indication-increased load output circuits; (90AA), (90BA) designate gate circuits similar to the gate circuit (53B);

(90CA), (90DA) designate memory circuits similar to the memory circuits (53C); (90aA) designates the output of the memory circuit (90CA) as a time indication signal; (90bA) designates the output of the memory circuit (90DA) as a signal for indicating number of passenger entrance;

5 (91) designates number of designated time zones in a day (such as 24 if the time zone of one hour is given); (92) designates a divider for outputting a value obtained by dividing the input A by the input B; (93) designates a scanning pulse having a sufficiently short period; (94) designates a NOT gate; (95) designates a read-out signal which

10 changes to "H" at, for example, 11:59 p.m.; (96) designates an AND gate; (97) designates a shift register similar to the shift register (63); (98) designates a stop gate circuit; (98AA), (98BA) designate gate circuits similar to the gate circuit (53B); (99), (100) designate OR gate circuits; (100a) designates the output of the OR

15 gate circuit (100) as a time indication signal generated when the number of passenger entrance becomes mean value; (101) designates a gate circuit similar to the gate circuit (53B); (102) designates an adder similar to the adder (53A); (103) designates a gate circuit similar to the gate circuit (53B); (104) designates a memory circuit

20 similar to the memory circuit (53C); (105) designates a NOT gate; (106) designates a constant corresponding to 1; (107) designates a subtracter for subtracting the input B from the input A; (108) designates a comparator whose output changes to "H" when the input $A \geq$ the input B; (108a) designates the output of the comparator;

25 (109) designates a delay circuit similar to the delay circuit (64); (110) designates an AND gate; (111) designates a counter which counts times the input I changing to "H" to output a signal and is reset to zero when the input R changes to "H"; (112) designates a comparator similar to the comparator (108) for generating the output

(112a); (113) designates a delay circuit similar to the delay circuit (64); (114) designates a shift register similar to the shift register (63); (115) designates an AND gate; (116) designates a gate circuit similar to the gate circuit (53B); (117) designates a memory circuit for memorizing the input to output a signal; (117a) designates the output of the memory circuit as a time zone initiation time signal; and (118) designates a coincidence detector similar to the coincidence detector (61). Parts and devices other than those described above are the same as those in Figure 6.

10 The operation of this embodiment will be described.

 The increased load of each car is output through the respective gate circuits (80-1) - (80-3) for each time the door closing to be added in the adder (54). The output of the OR gate (81) changes to "H" for each time the door closing to open the gate circuits (82), (83). Since the shift register (85) (as well as the other shift registers (47), (114)) is reset by the signal (84) at 0:00 a.m., the output P_1 changes to "H" whereby the output of the adder (54), i.e., the increased load is memorized in the memory circuit (90DA) through the gate circuits (83), (90BA) to produce the output (90bA). At 20 the same time, the time signal (59) indicating the present time is memorized in the memory circuit (90CA) through the gate circuits (82), (90AA) to produce the output (90aA). The output of the gate circuit (83) is input to the adder (87) to be added with the increased load memorized in the memory circuit (89). When the output of the 25 delay circuit (86) changes to "H" with a slight delay after the output of the OR gate (81) has changed to "H", the gate circuit (88) is opened and data of the adder (87) is memorized in the memory circuit (89) to generate the total increased load signal (89a).

When the output of the OR gate (81) changes to "H" after the car stopped and the door closing, the output P_1 of the shift register (85) changes to "L" whereas the output P_2 changes to "H". Then, the outputs (90aC), (90bC) are generated from the third car stop
5 time indication-increased load output circuit (90C) and the time indication and the increased load for each car stopping are output in the same manner as described above.

When the output (112a) of the comparator (112) is in "L" level, the output of the NOT gate (94) is in "H" level. When the read-out
10 signal (95) changes to "H" at 11:59 p.m., the output of the AND gate (96) is a pulse dependent on the scanning pulse (93) whereby the outputs P_1 , P_2 , P_3 , ... of the shift register (97) sequentially change to "H" to scan the first, the second, the third, ... stop gate circuits (98A), (98B), (98C), That is, when the output
15 P_1 changes to "H", the gate circuits (90AA), (90BA) are opened to output the signals (90aA), (90bA). Similarly, the outputs are generated from the second, the third, ... stop gate circuits (98B), (98C) Each increased load is passed through the OR gate circuit (99) and is input to the adder (102) for each time the gate
20 circuit (101) is opened by the pulse from the AND gate (96) whereby the increased load is added to the increased load memorized in the memory circuit (104). When the pulse which opens the gate circuit (101) changes to "L", the output of the NOT gate (105) changes to "H" to open the gate circuit (103) and data of the adder (102) are
25 memorized in the memory circuit (104) and are input to the comparator (108).

The divider (92) outputs an average times of passenger entrance per hour by dividing the total increased load (89a) by 24 of designated time zones of a day to supply it to the comparator

(108). When the output of the memory circuit (104) exceeds the average passenger entrance times, the output of the comparator (108) changes to "H". As a result, the output of the delay circuit (109) changes to "H" to change the output of the AND gate (110) to "H" whereby the memory circuit (104) is reset to be zero output thereby changing the output of the comparator (108) to "L". As a result, the output (108a) of the comparator (108) becomes pulses which are input to the shift register (114) whereby the outputs P_1 , P_2 , ... are sequentially changed to "H". The output (100a) produced by passing the time indication signal (90aA) through the OR gate circuit (100) indicates time when the passages entrance times reach the mean value. When both the output P_1 of the shift register (114) and the output of the delay circuit (113) change to "H", the output of the AND gate (115B) changes to "H" to open the gate circuit (116B) and the time indication signal (100a) is memorized in the memory circuit (117B) to output the second time zone initiation time signal (117aB) (the first time zone initiation time signal (117aA) is a constant corresponding to 0:00 a.m.). Similarly, for each time when the pulse (108a) changes to "H", that time is memorized in the memory circuits (117C),

The counter (111) counts the number of pulse (108a) to output to the comparator (112). The subtracter (107) outputs the numeral 23 which is obtained by subtracting 1 from 24 of the designated time zones. When the number of the counted pulses reaches 23, the output (112a) changes to "H" to change the output of the NOT gate (94) to "L" whereby the scanning pulse of the shift register (97) is stopped.

When it is 0:00 a.m., the time signal (59) coincides with the first time zone initiation time signal (117aA) to change the output of

the coincidence detection circuit (118A) to "H". Thus, the first time zone signal (12a) changes to "H" as described with reference to Figure 6. Similarly, when the time signal (59) coincides with the second time zone initiation time signal (117aB), the second time signal (12b) changes to "H".

Thus, at 11:59 p.m., time at which the passenger entrance times reach the average value of passenger entrance of the present day, is operated to determine the time as time zone initiation time and new time zones are determined for each of the initiation time for the next day. Thus, it is possible to determine time zone for the same passenger entrance times.

Figures 11 and 12 illustrate a separate embodiment of the present invention. The Figures 7 to 10 are utilized for this embodiment.

In this embodiment, the time zone initiation time signals (117aA), (117aB), (117aC), ... described with reference to Figure 9 are not used without any modification, but the mean value of the previous time zone initiation time is sought to output it as new time zone initiation time signals (A), (B), (C),

In the figures, the reference numeral (120) designates a signal corresponding to 30 seconds past 11:59 p.m.; (122) designates a monostable device similar to the monostable device (62); (123) designates a delay circuit similar to the delay circuit (64); (124) - (130) designate gate circuits similar to the gate circuit (53); (131) - (137) designates memory circuits similar to the memory circuit (53C); (131a) - (137a) respectively designate the outputs of the memory circuits (131) - (137); (138) designates an adder for adding inputs; (139) designates a constant, (for example, the numeral 7); (140) designates a divider similar to the divider (92); (141) designates a

gate circuit similar to the gate circuit (53B); (142) designates a memory circuit similar to the memory circuit (53C); (143) designates a coincidence detection circuit similar to the coincidence detection circuit (61) and the signal (60) and the outputs A, B, C, ... of the memory circuits (142B), (142C), ... are the same as the signals (117aA), (117aB), ... in Figure 10.

The operation of the embodiment will be described.

At the time when processing of the time zone initiation times of the present day has been completed at, for example, 30 seconds past 11:59 p.m., the output of the coincidence detection circuit (121) changes to "H" and the monostable device (122) outputs a pulse. The gate circuits (130B), (130C), ... are opened by the pulse and the data (the time zone initiation time signal six days before) of the memory circuits (136B), (136C), ... (not shown) at the previous stage are fed to the memory circuits (137B), (137C), ... to be memorized as a time zone initiation time seven days before while the time zone initiation time signal which has been memorized as the previous seven day data are cancelled. Similarly, each of the gate circuits is opened through the respective delay circuits (123A) - (123G) to sequentially shift the data of the memory circuits one by one in the right direction and finally, the time zone initiation time signals (117aB), (117aC), ... of the present day are memorized in the memory circuits (131B), (131C), Thus, the time zone initiation time signals for a week are memorized in each memory circuit. The outputs (131aB) - (137aB), (131aC) - (137aC) thus memorized in each of the memory circuit are added by the respective adders (138B), (138C), ... and the sums in the adders are respectively divided by the respective dividers (140B), (140C), ... to obtain the mean value for the seven days. At 30 seconds past

11:59 p.m., the output of the coincidence detection circuit (143) changes to "H" to open the gate circuits (141B), (141C).....and the aforementioned mean value is memorized in the memory circuits (142B), (142C).....

5 The mean values are generated as outputs B,C,....which are used as the second, the third,.....time zone initiation time signal (117aB), (117aC)..... The output A is a signal (60) indicative of 0:00 a.m. which is the first time zone initiation time signal (117aA) of

10 Figure 10.

Figure 13 illustrates another embodiment of the present invention as an alternative to the embodiment shown in Figures 11 and 12. However, Figures 7-10 are commonly

15 used for this embodiment.

In the embodiment of Fig.13, the time zone initiation time is not obtained simply by averaging data derived from the past time, but it is determined from a value

20 obtained by averaging data in the past, the data closer to present time being evaluated as more significant (i.e. given weighted values) than the data further from present time.

25 In Figure 13, the reference numeral (150) designates a NOT gate; (151) designates a value obtained by subtracting 1 from the constant value (139) ($7-1=6$ in the embodiment); (152) designates a gate circuit similar to the gate circuit (53B); (153) designates a multiplier

30 for multiplying the input A by the input B; and (154) designates an adder similar to the adder (87). The description has been made with reference to the second time zone initiation time signal (117aB). The same description can be applied to the third time zone

35 initiation time signal (117aC) and so on.

38

- 16a -

When it is other than 0:00 a.m., the output of the coincidence detection circuit (143) is in "L" level and the output of the NOT gate (150) is in "H" level whereby the gate circuit (152B) is opened. The time
5 zone initiation time (mean value) which has been memorized in the memory circuit (142B) for the previous days is input through the gate circuit (152B) to the multiplier (153B) in which multiplying

of 6 is performed. The time zone initiation time signal (117aB) of Figure 9 is added in the adder (154B) and a new mean value is obtained by the divider (140B). At 0:00 p.m., the output of the coincidence detection circuit (143) changes to "H" to open the gate circuit (141B) and the data of the divider (140B) is memorized in the memory circuit (142B). Thus, the memory circuit (142B) memorizes the mean value of the time zone initiation times which have been input.

The process described above can be expressed as follows:

10 Time zone initiation time = [time zone initiation time for the previous days x (N - 1) + G] / N

wherein G is the second, the third, ... time zone initiation time signals (117aB), (117aC), ... and N is a constant.

15 In the embodiment, a statistical treatment is carried out based on increased load to determine a time zone. It is possible to carry out a statistical treatment based on data such as registration of hall call, hall waiting time etc.. In the embodiment, the statistical treatment for each time zone is shown as an example and it is not limited to the embodiments.

20 It is also possible that each time zone has an inherent time zone for each data, for each floor or for each direction.

As described above, in the present invention, the traffic data and the service data for an elevator are gathered for each time zone in the previous time interval to control the driving of the cars based on the statistical data thus obtained wherein the time zones are
25 determined when a predetermined condition concerning the traffic and service data is established. A correct statistical data can, therefore, be obtained without increasing capacity of memory to improve services of group supervisory control system.

CLAIMS

1. A group supervisory control system which operates statistically in response to traffic data derived from
5 the operation of elevator cars over respective time zones and which thereby controls the operation of said cars, the system comprising a traffic data recording circuit for recording said traffic data, and a time zone setting device for setting the time zones when
10 a predetermined condition concerning the traffic data recorded in the traffic data recording circuit is established.
 2. A group supervisory control system according to
15 claim 1, wherein said time zone setting device sets the time zones with a narrower width when traffic demand is larger.
 3. A group supervisory control system according to
20 claim 1, wherein said time zone setting device sets present time zones which are dependent on a statistical mean derived from traffic data collected in previous time zones.
 - 25 4. A group supervisory control system according to claim 3, wherein said time zone setting device is statistically weighted with regard to traffic data derived from past time zones to set present time zones.
 - 30 5. A group supervisory control system substantially as described with reference to the drawings.
-