

1

2 **TRIGGERED BACK-TO-BACK DIODES FOR ESD PROTECTION IN TRIPLE-**

3 **WELL CMOS PROCESS**

4

5 **BACKGROUND OF INVENTION**

6 **1) FIELD OF THE INVENTION**

7 This invention relates generally to Electro Static Discharge (ESD)

8 devices and methods thereof and more particularly to an electrostatic discharge method

9 and device comprising a parasitic bipolar transistor and a deep well.

10

11 **2) DESCRIPTION OF THE PRIOR ART**

12

13 In the semiconductor industry, the use of electrostatic discharge

14 protection (ESD) devices is known. ESD circuits ensure that integrated semiconductor

15 devices are not destroyed by static electricity during routine post-manufacture processes.

16 However, current and foreseeable trends in the semiconductor industry are adversely

17 impacting the effectiveness of known ESD circuits.

18 Designing ESD protection structures for high-speed analog and RF

19 application is a challenge due to stringent requirement of input impedance and area.

20 Various techniques have been invented for extending the traditional ESD protection device

21 in RF area. Most involve some form of diode protection as diodes are very robust in

1 carrying ESD current in forward bias. The diode solution works fine except for the series
2 resistance which results in voltage drop in the forward conduction mode. In addition,
3 current density of forward biased diode is limited by the current crowding of the junction.
4 Typically reported values are in the range of 10-30 mA/um-square. If a polysilicon
5 bounded diode is used the maximum current before destructive breakdown is limited by
6 the local breakdown of gate oxide which is weakened by the thermal heating in the diode
7 during ESD current conduction. Thus, maximum possible current density is sometimes
8 never reached in polysilicon bounded diode. Simple salicide-blocked polysilicon diode is
9 sometime used for RF ESD protection but the issue is high standby leakage through
10 polysilicon grain boundaries. Also poly pre-dope has to be blocked in the diode area to be
11 able to form P+/N+ junction.

12 The more relevant patents are US 2002/0122280A1(Ker et al.) shows a
13 SCR device with deep-n-well structure for ESD.

14 US 6,617,650b1(Chen et al.) shows a ESD device with a buried n-well.

15 US 5,903,419(Smith) show an ESD circuit with a string of diodes.

16 US 6,621,133B1(Chen et al.) shows a ESD device comprised of a chain
17 of parasitic BJTs.

18 US 6,555,878B2(Song et al.) shows a UMOS-like gate controlled
19 Thyristor structure for ESD.

20 US 6,611,028B2(Cheng et al.) shows a substrate coupled ESD device.

21 US 6,537,868b1(Yu) shows a leakage current cascaded Diode structure.

- 1 US 6,563,175B2(Shiau et al.) shows a NMOS ESD device with silicide.
- 2 However, there is a need for an improved ESD devices and methods.

1
2
3 **SUMMARY OF THE INVENTION**

4 It is an object of an embodiment of the invention to provide a ESD
5 device and method for fabricating the ESD device that uses a deep well as an element in a
6 parasitic bipolar Transistor.

7 An embodiment of the present invention provides an ESD device which
8 is characterized:

9 a n-doped region and a p-doped region in a p-well in a semiconductor
10 structure; the n-doped region and a p-doped region are spaced;

11 a n-well and a deep n-well surrounding the p-well on the sides and
12 bottom;

13 a first I/O pad connected to the n-doped region;

14 a trigger circuit connected the first I/O pad and the p-doped region;

15 a second I/O pad connected to the n-well;

16 a parasitic bipolar transistor is comprised of the n-doped region
17 functioning as a collector terminal, the P-well functioning as a base terminal, and the deep
18 N-well functioning as the emitter terminal; whereby under an ESD condition, the p-well is
19 charged positive using the trigger circuit and the parasitic bipolar transistor can be turned
20 on.
21

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16

The above and below advantages and features are of representative
embodiments only, and are not exhaustive and/or exclusive. They are presented only to
assist in understanding the invention. It should be understood that they are not
representative of all the inventions defined by the claims, to be considered limitations on
the invention as defined by the claims, or limitations on equivalents to the claims. For
instance, some of these advantages may be mutually contradictory, in that they cannot be
simultaneously present in a single embodiment. Similarly, some advantages are applicable
to one aspect of the invention, and inapplicable to others. Furthermore, certain aspects of
the claimed invention have not been discussed herein. However, no inference should be
drawn regarding those discussed herein relative to those not discussed herein other than for
purposes of space and reducing repetition. Thus, this summary of features and advantages
should not be considered dispositive in determining equivalence. Additional features and
advantages of the invention will become apparent in the following description, from the
drawings, and from the claims.

1

2 **BRIEF DESCRIPTION OF THE DRAWINGS**

3 The features and advantages of a semiconductor device according to the
4 present invention and further details of a process of fabricating such a semiconductor
5 device in accordance with the present invention will be more clearly understood from the
6 following description taken in conjunction with the accompanying drawings in which like
7 reference numerals designate similar or corresponding elements, regions and portions and
8 in which:

9 Figures 1A and 1B are cross sectional views of a ESD device according
10 to an embodiment of the invention.

11 Figure 1C is a top down view of an aspect of the first embodiment.

12 Figure 1D is top down view of an aspect of an embodiment where two
13 parasitic transistors are used.

14 Figure 2 is a cross sectional view a ESD device where the trigger
15 circuit is comprised of a chain of diodes (DC1) according to an embodiment of the
16 invention.

17 Figure 3 is a cross sectional view a ESD device where the trigger
18 circuit is comprised of a RC (resistance capacitance) network.

19 Figure 4 is a cross sectional view a ESD device where the trigger
20 circuit is comprised of a grounded-gate nMOS transistor (GGNMOS).

1 Figure 5 is a cross sectional view a ESD device where the ESD
2 protection device further includes a N-doped ring region (N2) laterally surrounding the p-
3 doped region (P1).

4 Figure 6 is a cross sectional view a ESD device where the ESD
5 protection device further includes a N-doped ring region (N2) laterally surrounding the p-
6 doped region (P1). The n-doped ring can be reversed biased to increase resistance.

7 Figure 7 shows an example of a triple well structure according to the
8 prior art.

9

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

For purposes of more clearly illustrating the invention, the discussion is structured according the following headings. No particular limitation should be accorded to any heading or classification.

Introduction

With availability of triple well option in advanced mixed signal/analog process, more options have become available to ESD device designers as deep N-well has become available to use for ESD device. Figure 7 shows an example of a triple well structure according to the prior art.

Potential in the P-well enclosed by deep N-well can be independently controlled. This property enables design of new kind of ESD devices.

The structure in which one well region (p well PW1, in the example in figure 1A) and the substrate 10 (e.g., p-doped substrate) are thus isolated from each other is usually referred to as ***triple well*** structure. The formation of the ***triple well*** structure facilitates the electric isolation between the substrate region of the nMOS transistor and the

1 substrate 10. The substrate 10 is preferably connected to a ground line VSS (0 V) through a
2 diffusion region (p+ layer) into which p-type impurities are implanted.

3
4 Embodiments of the invention are designed to get around some of the
5 problems that diode-based ESD designs present. An embodiment under non-ESD
6 conditions, has two “back to back” diodes. For example, the embodiment shown in figure
7 1A and 1B, use a deep N-well (DNW1) and P-well (PW1) as two terminals of a first
8 diode; and a N+doped region (N1) and the floating P-well (PW1) as two terminals of the
9 second diode. Figure 1A is a cross sectional view of a first embodiment. Figure 1B is a
10 cross sectional view of the embodiment in figure 1A with the parasitic transistor PB1
11 drawn in. Due to back to back nature of the first and second diodes, leakage current is
12 much smaller when the device is not triggered (P-well is grounded) but can be easily
13 turned on by dumping charge into the P-well and bipolar action can be initiated.

14 Under ESD condition, P-well is charged positive using a trigger circuit
15 and parasitic bipolar (PB1) comprised of N+region (N1), P-well (PW1) and deep N-well
16 (DNW1) can be turned on.

17
18 An embodiment of the ESD device is comprised of a N+ junction in P-
19 well enclosed by a deep N-well. N+ junction is connected to the first I/O pad and deep N-
20 well is connected to a second I/O pad. The P-well is grounded under normal operation
21 making back-to-back diode impossible to turn on and offer good leakage behavior.

Under ESD condition, P-well is charged positive using a trigger circuit and parasitic bipolar consisting of N+, P-well and deep N-well can be turned on. Poly gate is used to prevent STI formation, to improve current distribution during ESD to improve ESD device turn-on during as ESD event. The device will work without poly gates but performance (current carrying capacity in an ESD event) may be inferior to the option with poly gate.

First example embodiment of ESD protection device

Referring to figures 1A and 1B, a first example embodiment of ESD protection device is shown. Figure 1B shows a representation of the a parasitic bipolar transistor (PB1). The example shows a first N doped region (N1), a p-well (PW1) and deep n-well (DNW1). But, the opposite conductivity type structure can be formed.

A substrate structure 10 is provided. The semiconductor structure can be comprised of silicon (Si). The top surface of the substrate structure 10 is preferably a p minus doped silicon layer, such as the top portion of a p type silicon wafer.

A n-doped region (N1) and a p-doped region (P1) are in a p-well (PW1) in a semiconductor structure 10. The n-doped region (N1) and a p-doped region (P1) are preferably spaced apart.

1 The n-doped region (N1) and a p-doped region (P1) are preferably
2 spaced by the p-well (PW1).

3 The n-doped region (N1) and a p-doped region (P1) could be spaced by
4 isolation region (e.g., STI) between the n-doped region and p-doped region, but this may
5 not be optimal.

6 The N doped region and p-doped region can be formed in the same steps
7 and the source and drain regions of NMOS and PMOS devices simultaneously formed on
8 the chip.

9 A n-well (NW1 NW2) surrounds the p-well (PW1) on the sides. A deep
10 n-well (DNW1) surrounds the p-well (PW1) bottom.

11

12

13 As shown in figures 1A and 1C, the n-well (NW1 NW2) are around the
14 sides of the p-well (PW1). The n-well can be comprised of one or more n-wells. For
15 example the n-well (NW1 NW2) can be one n-well or two n-wells. The deep n-well
16 (DNW1) is under the p-well (PW1) and n-well (NW1 NW2).

17

18 A first I/O pad (first input-output pad) (I/O1) is connected to the n-
19 doped region (N1). The I/O pad is connected to the trigger circuit (TC1).

20

1 A second I/O pad (I/O2) is connected to the n-well (NW2). The second
2 I/O pad is preferably connected to the gates (G1, G2 G3).

3 Contacts to the regions, e.g., n-doped and said p-doped regions, are
4 preferably comprised of a silicide.

5

6 A trigger circuit (TC1) is connected the I/O pad (IN1) and the p-doped
7 region (P1).

8

9 The trigger device has two terminals in which the one terminal is
10 connected to the p-doped region (P1) via wiring and in which the other terminal is
11 connected to a reference voltage terminal (such as the I/O pad), for allowing electric
12 current to flow when a voltage higher than a predetermined value is applied between the
13 two terminals.

14 At this point, it is appropriate to note that the ESD circuit uses the
15 trigger circuit to trigger a parasitic bipolar transistor (PB1) that shunts excess energy. The
16 use of a trigger current lowers the point at which the parasitic bipolar transistor begins to
17 shunt energy. The use of a parasitic bipolar transistor eliminates the need for a true bipolar
18 device. A true bipolar transistor is one who's control electrode is separate from the
19 semiconductor substrate and, hence, is directly controllable. Typically, the inclusion of a
20 bipolar device significantly increases the manufacturing costs of the integrated circuit. The
21 direct application of the trigger current to the control electrode (e.g., P1) of the parasitic

1 bipolar transistor locally overcomes the voltage potential caused by a heavily doped well
2 or substrate.

3
4 The contacts to the doped regions are preferably comprised of a silicide.

5 Figure 1C shows a top down view of an aspect of the first embodiment
6 (See figures 1A and 1B). The first gate (G1) is not shown as P1 completely surround N1 in
7 this example layout. Also, the trigger circuit is not shown.

8 ***Operation of the ESD device - parasitic bipolar transistor (PB1)***

9 Referring to figure 1B, a (vertical) parasitic bipolar transistor (PB1) is
10 comprised of the n-doped region (N1) functioning as a collector terminal, the P-well
11 (PW1) functioning as a base terminal, and the deep N-well (DNW1) functioning as the
12 emitter terminal.

13 14 **Normal conditions**

15 The P-well is grounded under normal operation making back-to-back
16 diode difficult (to impossible) to turn on and offer good leakage behavior.

17 **ESD condition**

18 Under an ESD condition, the p-well (PW1) is charged positive using the
19 trigger circuit (TC1) and the parasitic bipolar transistor (PB1) can be turned on. An ESD
20 condition can be a positive voltage to the I/O pad.

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

Normally, the deep well is coupled to the lesser of two voltage supplies, such the Vdd or ground (i.e., ESD device operates in one direction). The trigger point is easily programmable by changing the trigger circuit, such as by increasing or decreasing the number of diodes in a diode string. However, it is the parasitic bipolar device that shunts the majority of the excess energy, not the diode string. Consequently, the individual diodes may be made very small to minimize current leakage and temperature induced performance variations.

Also, the ESD device uses the deep well as a emitter element in the parasitic transistor. Therefore, ESD device may be incorporated triple well designs of integrated circuits. One skilled in the art will readily appreciate the suitability of ESD circuit to current and future integrated circuit process flows.

The parasitic bipolar Tx operates as follows. When the base (PW1) is shorted to NW2 through trigger circuit, no base-emitter voltage exists and bipolar doesn't turn on. Under ESD conditions, trigger circuit biases the base positive with respect to emitter (DNW1) and the parasitic bipolar Tx trues on and shunt ESD current.

The device can be comprised of more than one parasitic bipolar. For example, as shown in top down view in figure 1D, multiple parasitic bipolar are used. Figure 1D is top down view of an aspect of an embodiment where more than one parasitic Tx is used.

1
2 The circuit protect can be modified to protect against both positive and
3 negative voltages to the I/O pad.

4 **Gate options**

5 Referring to figures 1A and 1B, the ESD device can comprise a first
6 gate (G1) over the p-well between the n-well and the n-doped region (N1); a second gate
7 (G2) over the p-well between the n-doped region (N1) and the p-doped region; and
8 a third gate (G3) over the p-well between the p-doped region (P1) and the n-well (NW1).

9 Gates (e.g., G1 G2 G3) can be used to prevent STI formation. In a
10 standard process the STI is formed before the gates. The gates G1 G2 G3 ensure that the
11 n1 and p1 are separated by minimum gate length and not be STI. Thus current can flow
12 laterally instead of around the STI regions.

13 The poly gates can be used to improve current distribution during ESD
14 and to bias P-substrate to improve ESD device turn-on during as ESD event. The ESD
15 device will work without poly gate but performance (current carrying capacity in an ESD
16 event) may be inferior to the option with the poly gates.

17 18 **Triggered circuit comprised of Back-to-back diodes**

19 Referring to figure 2, an embodiment is shown where the trigger circuit
20 is comprised of a chain of diodes (DC1).

1 A chain of diodes (DC1) terminated by a series resistance (R1) can be
2 used as trigger circuit. Resistor (R1) grounds the P-well under normal operating condition
3 but biases the P-well (PSW1) positive and turns on the parasitic bipolar (PB1)(N+/P-
4 well/Deep N-well) during an ESD event.

5 ***RC trigger circuit***

6 Referring to figure 3, an embodiment is shown where the trigger circuit
7 is comprised of a RC (resistance capacitance) network (C1 R1). The RC network is
8 preferably comprised of a diode (DC1) connected to a resistor and the p-doped region
9 (P1). The resistor (R1) is connected to the power supply (Vdd OR GROUND).

10 An RC network can be used for a trigger circuit. Resistor R1 keeps P-
11 well (PW1) grounded. During an ESD event C1 acts as an AC short and couples the ESD
12 voltage to Resistance R and biases the P-well (PW1) positive and turns on the bipolar
13 device (PB1) formed by N+/pwell/Deep N-well. The RC time constant should be set to
14 about 10 times (about 1.5 to 2 micro seconds) the duration of Human body model (HBM)
15 ESD waveform (100 to 200 nano-seconds).

16

17 The embodiment's RC trigger circuit in combination with the vertical
18 parasitic BJT (PB1) is more complex to design than a diode chain, but provides better
19 leakage at high temperatures.

1 ***Grounded-gate NMOS (GGNMOS) trigger circuit.***

2 Referring to figure 4, an embodiment is shown where the trigger circuit
3 is comprised of a grounded –gate nMOS transistor (GGNMOS). Also, a resistor (R1) is
4 connected to the grounded –gate nMOS transistor and to the power supply (Vdd).

5 Resistor (R1) keeps The P-well (PW1) grounded. During an ESD event
6 the GGNMOS turns on and biases the P-well (PW1) through the resistor (R1) and bipolar
7 device(PB1) formed by N+/Pwell/Deep N-well turns on. The GGNMOS Tx can be
8 located in the same P-well tub.

9 ***Embodiment comprised of triggered Back-to-back diodes with N+ region***
10 ***surrounding P+ region***

11 As shown in figure 5, an embodiment is shown where the ESD
12 protection device further includes a N-doped ring region (N2) laterally surrounding the p-
13 doped region (P1). Whereby the N-doped ring region and the deep n-well (DNW1)
14 increase the resistance of the parasitic bipolar transistor (PB1) thereby increasing the pinch
15 off during an ESD event.

16
17 Additional improvement is possible by taking advantage of the limited
18 depth of the P-well region (PW1). In this aspect, it is proposed to add N+ rings (N2)
19 surrounding the P-region (P1) in the P-well to be able to pinch off the area around P+
20 region (P1).

1 As shown in figure 6, the extension of depletion region (DR) by reverse-
2 biased N+ region during ESD event increases the effective resistance (RPO1) (RPO2)
3 seen by the injected current in the P+ region (P1) by the trigger circuit into P-well region.
4 Thus potential around the P+ region (P1) increases more quickly turning on the bipolar Tx
5 (PB1) formed by N+/Pwell/Deep N-well and device. The N+ region make the PW1 more
6 resistive by pinch-off raising base potential more quickly.

7 As shown in figure 6, the step used to form the ESD device can be the
8 same steps to form NMOS devices in NMOS areas on the chip and PMOS devices on
9 PMOS areas of the chip. For example, N1, G1 and N2 form a NMOS TX with a channel
10 between the n-regions (N1 N2).

11 ***Opposite type ESD device***

12 The opposite type ESD device can be formed by reversing the
13 conductivity type, but this may not be too practical. The ESD device can be made in the
14 opposite conductivity type regions (e.g., all N regions changed to P and all p regions
15 changed to N). The conductivity types of wells and doped layers may be opposite to those
16 employed in the above embodiments. In this case, the connections to the input/output pad
17 I/O and the ground terminal may be exchanged.

1 **Method to form an ESD device**

2 An embodiment of a method of forming an ESD protection device
3 comprising the following (See figures 1A and 1B).

4 We form a n-doped region (N1) and a p-doped region (P1) in a p-well
5 (PW1) in a semiconductor structure 10. The n-doped region (N1) and a p-doped region
6 (P1) are spaced.

7 We form a n-well (NW1 NW2) and a deep n-well (DNW1) surrounding
8 the p-well (PW1) on the sides and bottom.

9 We connect electrically a first I/O pad (I/O1) to the n-doped region
10 (N1).

11 We connect electrically a trigger circuit (TC1) the first I/O pad (I/O1)
12 and the p-doped region (P1).

13 We connect electrically a second I/O pad (I/O 2) the n-well.

14 A (vertical) parasitic bipolar transistor (PB1) is preferably comprised of
15 the n-doped region (N1) functioning as a collector terminal, the P-well (PW1) functioning
16 as a base terminal, and the deep N-well (DNW1) functioning as the emitter terminal.

17 Whereby under an ESD condition, the p-well (PW1) is charged positive using the trigger
18 circuit (TC1) and the parasitic bipolar transistor (PB1) can be turned on.

19 In another embodiment, we form a first gate over the p-well between
20 the n-doped region and the p-doped region; and form a second gate over the p-well

1 between the p-doped region and the n-well. We electrically connect the first gate, the
2 second gate and second I/O pad.
3

4 ***Non-limiting embodiments***

5 In the above description numerous specific details are set forth in order
6 to provide a more thorough understanding of the present invention. It will be obvious,
7 however, to one skilled in the art that the present invention may be practiced without these
8 details. In other instances, well known process have not been described in detail in order
9 to not unnecessarily obscure the present invention.

10 Given the variety of embodiments of the present invention just
11 described, the above description and illustrations show not be taken as limiting the scope
12 of the present invention defined by the claims.

13 While the invention has been particularly shown and described with
14 reference to the preferred embodiments thereof, it will be understood by those skilled in
15 the art that various changes in form and details may be made without departing from the
16 spirit and scope of the invention. It is intended to cover various modifications and similar
17 arrangements and procedures, and the scope of the appended claims therefore should be
18 accorded the broadest interpretation so as to encompass all such modifications and similar
19 arrangements and procedures.

1
2 What is claimed is:
3
4

5 1. A ESD protection device comprising:

6 a) a n-doped region and a p-doped region in a p-well in a semiconductor structure;

7 said n-doped region and said p-doped region are spaced;

8 b) a n-well and a deep n-well surrounding said p-well on the sides and bottom;

9 c) a first I/O pad connected to said n-doped region;

10 d) a trigger circuit connected said first I/O pad and said p-doped region;

11 e) a second I/O pad connected to said n-well;

12 f) a parasitic bipolar transistor is comprised of the n-doped region functioning as a

13 collector terminal, the P-well functioning as a base terminal, and the deep N-well

14 functioning as the emitter terminal; whereby under an ESD condition, the p-well is

15 charged positive using the trigger circuit and said parasitic bipolar transistor can be

16 turned on.

17 2. The ESD protection device of claim 1 which further comprises:

18 a first gate over said p-well between said n-doped region and said p-
19 doped region; and

20 a second gate over said p-well between said p-doped region and said n-
21 well.

1 3. The ESD protection device of claim 1 which further comprises:

2 a first gate over said p-well between said n-doped region and said p-
3 doped region; and

4 a second gate over said p-well between said p-doped region and said n-
5 well;

6 said second I/O pad connected to said first gate and said second gate.

7 4. The ESD protection device of claim 1 which further comprises said n-doped region and
8 said p-doped region are separated by an isolation region.

9 5. The ESD protection device of claim 1 wherein said trigger circuit comprises a chain of
10 diodes.

11 6. The ESD protection device of claim 1 wherein said trigger circuit comprises a RC
12 network comprised of a diode connected to a resistor and said p-doped region; said resistor
13 connected to said second I/O pad.

14 7. The ESD protection device of claim 1 wherein said trigger circuit comprises a RC
15 network comprised of a diode connected to a resistor and said p-doped region; said resistor
16 connected to said second I/O pad; said RC network has a RC time constant about 10
17 times the duration of human body model ESD waveform.

18 8. The ESD protection device of claim 1 wherein said trigger circuit comprises a RC
19 network comprised of a diode connected to a resistor and said p-doped region; said resistor

1 connected to said second I/O pad; said RC network has a RC time constant between
2 about 1.5 and 2 micro seconds.

3 9. The ESD protection device of claim 1 wherein said trigger circuit comprises a
4 grounded-gate nMOS transistor and a resistor connected to the grounded-gate nMOS
5 transistor and to said second I/O pad.

6 10. The ESD protection device of claim 1 which further includes a N-doped ring region
7 laterally surrounding said p-doped region whereby said N-doped ring region and said deep
8 n-well increase the resistance of the parasitic bipolar transistor thereby increasing the pinch
9 off during an ESD event.

10 11. The ESD protection device of claim 1 wherein said semiconductor structure is
11 comprised of silicon.

12 12. The ESD protection device of claim 1 wherein contacts to said n-doped and said p-
13 doped regions are comprised of a silicide.

14 13. The ESD protection device of claim 1 wherein said ESD protection device is further
15 comprised of a second parasitic bipolar transistor.

16

17

18

19 14. A method of forming an ESD protection device comprising:

1 a) forming a n-doped region and a p-doped region in a p-well in a semiconductor
2 structure; said n-doped region and said p-doped region are spaced;
3 b) forming a n-well and a deep n-well that surround said p-well on the sides and
4 bottom;
5 c) connecting electrically a first I/O pad to said n-doped region;
6 d) connecting electrically a trigger circuit said first I/O pad and said p-doped region;
7 e) connecting electrically a second I/O pad to said n-well; whereby a parasitic bipolar
8 transistor is comprised of the n-doped region functioning as a collector terminal, the P-
9 well functioning as a base terminal, and the deep N-well functioning as the emitter
10 terminal; whereby under an ESD condition, the p-well is charged positive using the
11 trigger circuit and the parasitic bipolar transistor can be turned on.

12 15. The method of claim 14 which further comprises;

13 forming a first gate over said p-well between said n-doped region and
14 said p-doped region; and

15 forming a second gate over said p-well between said p-doped region
16 and said n-well;

17 electrically connecting said first gate, said second gate and second I/O
18 pad.

19 16. The method of claim 14 which further comprises:

1 forming a first gate over said p-well between said n-doped region and
2 said p-doped region; and

3 forming a second gate over said p-well between said p-doped region
4 and said n-well.

5 17. The method of claim 14 which further includes forming isolation regions separating
6 said n-doped region and p-doped region.

7 18. The method of claim 14 wherein said trigger circuit is formed by forming a chain of
8 diodes.

9 19. The method of claim 14 which further includes forming said trigger circuit by
10 forming a RC network comprised of a diode connected to a resistor and said p-doped
11 region; said resistor connected to said second I/O pad.

12 20. The method of claim 14 which further includes forming said trigger circuit by forming
13 a RC network comprised of a diode connected to a resistor and said p-doped region; said
14 resistor connected to said second I/O pad; said RC network has a RC time constant about
15 10 times the duration of Human body model (HBM) ESD waveform.

16 21. The method of claim 14 which further includes forming said trigger circuit by forming
17 a RC network comprised of a diode connected to a resistor and said p-doped region; said
18 resistor connected to said second I/O pad; said RC network has a RC time constant
19 between about 1.5 and 2 micro seconds.

1 22. The method of claim 14 which further includes forming said trigger circuit by
2 forming a grounded-gate nMOS transistor and a resistor connected to the grounded-gate
3 nMOS transistor and to the second I/O pad.

4 23. The method of claim 14 which further includes forming a N-doped ring region
5 laterally surrounding said p-doped region whereby said N-doped ring region and said deep
6 n-well increase the resistance of the parasitic bipolar transistor thereby increasing the pinch
7 off during an ESD event.

8 24. The method of claim 14 wherein said semiconductor structures comprised of silicon.

9 25. The method of claim 14 which further includes forming contacts comprised of a
10 silicide to the n-doped regions and said p-doped regions.

11

12 26. A method for using an ESD protection device comprising the steps of:

13 (1) providing:

14 a) a n-doped region and a p-doped region in a p-well in a semiconductor structure;

15 said n-doped region and said p-doped region are spaced;

16 b) a n-well and a deep n-well surrounding said p-well on the sides and bottom;

17 c) a first I/O pad connected to said n-doped region;

18 d) a trigger circuit connected said first I/O pad and said p-doped region;

19 e) a second I/O pad connected to said n-well;

1 f) a parasitic bipolar transistor is comprised of the n-doped region functioning as a
2 collector terminal, the P-well functioning as a base terminal, and the deep N-well
3 functioning as the emitter terminal;
4 (2) charging said p-well using the trigger circuit under an ESD condition and turning on
5 said parasitic bipolar transistor.

6

7 27. The method of claim 26 which further comprises:

8 forming a first gate over said p-well between said n-doped region and
9 said p-doped region; and

10 forming a second gate over said p-well between said p-doped region
11 and said n-well.

12 28. The method of claim 26 which further comprises;

13 forming a first gate over said p-well between said n-doped region and
14 said p-doped region; and

15 forming a second gate over said p-well between said p-doped region
16 and said n-well;

17 connecting said second I/O pad to said first gate and said second gate.

18 29. The method of claim 26 wherein said trigger circuit is comprised of a chain of diodes.

1 30. The method of claim 26 wherein said trigger circuit comprises a RC network
2 comprised of a diode connected to a resistor and said p-doped region; said resistor
3 connected to said second I/O pad.

4 31. The method of claim 26 wherein said trigger circuit comprises a grounded-gate nMOS
5 transistor and a resistor connected to the grounded-gate nMOS transistor and to said
6 second I/O pad.

7 32. The method of claim 26 which further includes forming a N-doped ring region
8 laterally surrounding said p-doped region whereby said N-doped ring region and said deep
9 n-well increase the resistance of the parasitic bipolar transistor thereby increasing the pinch
10 off during an ESD event.

11

12 33. A method of using a ESD protection device comprising the steps of :

13 (1) providing:

- 14 a) a n-doped region and a p-doped region in a p-well in a semiconductor structure;
15 said n-doped region and said p-doped region are spaced;
16 b) a n-well and a deep n-well surrounding said p-well on the sides and bottom;
17 c) a first I/O pad connected to said n-doped region;
18 d) a trigger circuit connected said first I/O pad and said p-doped region;
19 e) a second I/O pad connected to said n-well;

1 f) a parasitic bipolar transistor is comprised of the n-doped region functioning as a
2 collector terminal, the P-well functioning as a base terminal, and the deep N-well
3 functioning as the emitter terminal; whereby under an ESD condition, the p-well is
4 charged positive using the trigger circuit and said parasitic bipolar transistor can be
5 turned on;

6 g) a N-doped ring region laterally surrounding said p-doped region whereby said N-
7 doped ring region and said deep n-well increase the resistance of the parasitic bipolar
8 transistor thereby increasing the pinch off during an ESD event;

9 (2) reverse-biasing said N-doped ring region during an ESD event to increase the effective
10 resistance seen by the injected current in the P-doped region by said trigger circuit into p-
11 well.

12