

Description

Field of Invention

This invention relates to analog integrated semiconductor circuits and more particularly to analog amplifier circuits.

Background of the Invention

A balanced output analog differential (or "difference") amplifier circuit is a circuit to which a pair of analog input signals is applied and from which emerges an amplified pair of balanced analog output signals. That is, in response to a pair of input analog voltage signals v_1 and v_2 , such an amplifier produces a balanced pair of amplified output analog signals V_1 and V_2 , the output signals V_1 and V_2 being amplified voltages that are substantially equal in magnitude and opposite in polarity:

$(V_1 - V_2) = G(v_1 - v_2)$, where G is the gain of the amplifier, and, at the same time, $V_1 + V_2 = 0$, or $V_1 = -V_2$; that is the outputs are balanced regardless of the values of the voltages of the input signals v_1 and v_2 . Notice that this situation of balanced outputs is a case of rejection of common mode component by an amplifier, i.e., the case where in response to any two inputs v_1 and v_2 that are equal ($v_1 = v_2$) the outputs V_1 and V_2 are both equal to zero: $V_1 = V_2 = 0$.

Notice also that a balanced output amplifier ($V_1 = -V_2$) ensures that in response to any increments Dv_1 and Dv_2 in the inputs v_1 and v_2 , respectively, the corresponding increments DV_1 and DV_2 in the outputs will substantially satisfy the relation $DV_1 + DV_2 = 0$ or $DV_1 = -DV_2$. Thus, any nonlinearity in the amplifier's response which would otherwise make the magnitude (absolute value) of DV_1 differ from that of DV_2 is compensated, so that the magnitudes of DV_1 and DV_2 are always substantially equal in the case of the balanced output amplifier. In other words, in a balanced output amplifier, the common mode output component is suppressed whether it is caused by common mode in the input or by internal sources of common mode, such as nonlinearity of the amplifier's response.

A balanced output differential amplifier, because of its two balanced outputs, can be used to advantage in conjunction with symmetric circuit topologies. For example, in the field of analog integrated circuits, symmetric networks have been used to improve both the power supply noise rejection and the dynamic range of integrated circuit filters, both of the continuous time and of the switched capacitor variety, and the balanced output differential amplifier can thus be used to advantage

in such integrated circuit filters for the purpose of amplifying signals therein.

In U. S. Patent No. 3,786,362, a balanced output analog differential amplifier circuit is described in which a common mode detector of the common mode component in the output supplies a feedback control signal to a pair of variable loads, the loads being connected in a differential input stage of the amplifier circuit. The feedback signals varies the respective impedances of the loads, and hence varies their respective voltage drops, so that the common mode component tends to be suppressed. This amplifier circuit, however, suffers from the problem that the feedback becomes inoperative in suppressing the common mode in the output when the input signals are such that they turn off both of the transistors (in the amplifier's input stage) to which the input signals are applied. Accordingly, the input signals must be limited if this amplifier circuit is to suppress the common mode properly.

The document US-A-3 955 149 discloses also an amplifier comprising differential input and output, in which the output common mode voltage is controlled. However, these circuits suffer from the same problem as does the circuit disclosed in the aforementioned US-A-3 786 362.

Summary of the Invention

The foregoing problem is mitigated in a balanced output analog differential amplifier circuit by utilizing a negative feedback control signal to control the current steering by a matched pair of current steering devices drawing equal currents from a pair of input branches in a differential input stage of the amplifier. The feedback is supplied by a detector of common mode signal component in an output stage of the circuit, whereby the common mode component of the output stage is reduced even when both transistors in the input stage are turned off by the input signals.

Advantageously the output amplifier section is a double-input double-output section having a non-zero common-mode transfer characteristic, as well as a nonzero difference mode transfer characteristic—that is, in response to a change in common-mode or difference-mode input, a significant change in common-mode or difference-mode output is generated, respectively. As used herein, the term "double-input double-output amplifier section" also includes the case of two parallel single-input single-output amplifier sections, and the term "section" includes one or more stages. Moreover, advantageously the respective signal paths from first and second input nodes of the output amplifier section to first and second output terminals thereof are matched (substantially identical) to avoid spur-

ious phase shifts in the output signal.

The technical problem set forth is solved with the amplifier defined in Claim 1.

Brief Description of the Drawing

This invention, together with its features, characteristics, and advantages may be better understood from the following detailed description when read in conjunction with the drawings in which the FIGURE is a schematic circuit diagram of a balanced output analog differential amplifier circuit in accordance with a specific embodiment of the invention.

Detailed Description

The FIGURE shows an amplifier circuit 100 for balanced amplification of input signals v_1 and v_2 to produce balanced output signals V_1 and V_2 at output terminals 101 and 102, respectively, for use by a utilization means U such as an analog filter circuit or portion thereof. The amplifier circuit 100 together with the utilization means U typically are integrated in a single semiconductor chip to form a monolithic integrated circuit. The input stage of the amplifier circuit 100 has a pair of branches formed by a differential pair of input MOS transistors M1 and M2, both typically n-channel MOS (N-MOS) enhancement transistors, having their gate electrode terminals separately connected to receive the input signals v_1 and v_2 , respectively, and having their drain terminals connected to loads L1 and L2, respectively, in a load network 20. The source terminals of these transistors are connected together to a common node 10 to which a constant current source 30 of current I' is connected. The drain terminals of these transistors M1 and M2 are also separately connected to nodes (points) 11 and 12, respectively, whereby in response to input signals v_1 and v_2 different currents I_1 and I_2 can flow from the load network 20 toward the nodes 11 and 12, respectively, the difference ($I_1 - I_2$) between these currents depending upon the difference ($v_1 - v_2$) between the voltages of input signals v_1 and v_2 . The transistors M1 and M2, together with the loads L1 and L2, form an input difference amplifier section having but one stage.

The nodes 11 and 12 are separately connected to the input terminals of a double-input double-output amplifier output section A having but one stage, typically a parallel pair of matched (substantially identical) inverting operational amplifier sections 51 and 52, each typically having one stage typically formed by an inverter. By virtue of the amplifier sections 51 and 52 being matched, the signal paths through them are equal. This amplifier section A generates the outputs V_1 and V_2

at the output terminals 101 and 102, respectively, of the amplifier circuit 100 for use by the utilization means U. A common mode signal detector CMSD is connected to the output terminals 101 and 102 of the circuit 100, in order to develop a feedback voltage control signal f . Typically, the common mode signal detector CMSD is formed by a pair of matched (substantially identical) resistors R1 and R2 connected together in series between the output terminals 101 and 102, and the feedback signal f is generated at an output terminal F of the detector CMSD located midway between the matched resistors R1 and R2.

Each of a pair of matched (substantially identical) current steering devices CS1 and CS2 has a separate control terminal 41 and 42, respectively, connected to the output terminal F of the common mode signal detector CMSD, whereby both of these current steering devices are controlled by the same feedback signal f . The current steering device CS1 has three current-carrying terminals 13, 14, and 15 which are separately connected to a current source 31 of current I , to a load L3 in the load network 20, and to the node 11, respectively; whereas the current steering device CS2 has three current carrying terminals 17, 18, 19 which are separately connected to a current source 32 also of current I , to a load L4 in the load network 20, and to the node 12, respectively. The current sources 30, 31 and 32 are all connected to a power source VSS. The currents I and I' are conveniently, but not necessarily, made equal.

Advantageously, the loads L1 and L2 constitute a matched pair; i.e., the impedances resistances of the loads L1 and L2 are equal to each other. Likewise the loads L3 and L4 also constitute a matched pair. Since the loads L3 and L4 carry the same current, they can be consolidated into a single load having one of its terminals connected to VDD and the other connected both to node 14 and to node 19.

The current steering device CS1 is conveniently formed by a matched pair (substantial identical) n-channel MOS (N-MOS) enhancement transistors M3 and M5. The source terminals S of M3 and M5 are connected together to the terminal 13 of CS1, and the drain terminals of M3 of M5 are separately connected to the terminals 14 and 15, respectively of CS1. The gate terminal of M5 is connected to ground potential, and the gate terminal of M3 is connected to the control terminal 41 of the current steering device CS1. The other current steering device CS2 is similarly formed by a matched pair of MOS enhancement transistors M4 and M6 which are connected in a manner similar that of M3 and M5 in CS1, as indicated in the FIGURE. Note that, in case the amplifier A is replaced by a non-inverting amplifier, then the connections to the gate

terminals of M3 and M5 should be interchanged, as should the connections to the gate terminals of M4 and M6, so that the gate terminals of M3 and M4 are connected to ground and the gate terminals of M5 and M6 are connected to the output terminal F of the detector CMSD.

It is important that the current steering device CS1 (and likewise the uniqueness device CS2) has the uniqueness property that, for a given I supplied by the source 31, the current i flowing into its terminal 15 is uniquely determined by the feedback voltage f . Such a uniqueness property can be obtained, for example, by using the kind of current sources CS1 and CS2 shown in the FIGURE, in conjunction with a sufficient power supply voltage VDD and loads L3 and L4 in the load network 20 which maintain the voltages at nodes 14 and 19 at a sufficiently high value in relation to VSS so that the transistors in the current steering devices are in their saturation conditions—i.e., in the conditions where the currents in the transistors depend only upon gate-to-source voltages and not upon drain voltages. Under these conditions, for a given I and given f , for example, the voltage at terminal 13 of CS1 automatically attains a uniquely determined value such that the current flowing into the terminal 14 of CS1 plus the current i flowing from the node 11 into the terminal 15 of CS1 add up to the current I supplied by the source 31. At the same time, it is important that under these same conditions the current i itself is uniquely determined by I and f , so that the current i that CS1 draws from node 11 is thus uniquely determined by I and f . Likewise the current i that the other steering device CS2 draws from node 12 similarly should be uniquely determined.

Since CS1 and CS2 are matched, the voltages developed at their respective terminals 13 and 17 are equal, and hence these terminals optionally can be connected together to a single current source of $2I$, instead of being separately to the two separate current sources 31 and 32. In such a case, the MOS transistors M3 and M4 can be consolidated into a single transistor of double size (double the channel width).

Each of the loads L1, L2, L3, and L4 is typically formed by a P-MOS enhancement transistor whose gate terminal connected to its drain terminal and whose source terminal is connected to the power supply VDD, typically +5 volts. Alternatively, the gate terminals of the transistors forming L1 and L2 can be separately connected to the nodes 14 and 19, respectively. Each of the current sources 30, 31, 32 is typically formed by an N-MOS enhancement transistor whose source terminal is connected to the power source VSS, typically -5 volts, and whose gate terminal is connected to a suitable intermediate voltage bias supply typically

-3.5 volts. Each of the inverting operational amplifiers 51 and 52 typically is an inverter formed by an P-MOS enhancement input transistor connected in series with a current source, again typically formed by an N-MOS enhancement transistor.

Compensation for phase delays in the amplifier A, to avoid instabilities such as those caused by feedback, can be afforded in each of the inverters by a resistor-capacitor series combination such as r_1 , c_1 and r_2 , c_2 , respectively, connected between the input and output nodes of the inverter as shown in the FIGURE. Note that these resistor-capacitor combinations compensate simultaneously for phase shifts both in the common mode and in the difference mode signals.

During operation, if the common mode component $(V_1 + V_2)/2$ of the output is, say, positive, then the feedback signal f will likewise be positive. In response thereto, the current steering devices CS1 and CS2 will draw more current i from the nodes 11 and 12, respectively, whereby the currents I_1 and I_2 will increase. In turn, the voltage drop across the loads L1 and L2 will increase, whereby the voltages w_1 and w_2 at nodes 11 and 12, respectively, will both decrease, and hence the absolute magnitude of $(V_1 + V_2)/2$ will decrease. Thus, the common mode component $(V_1 + V_2)/2$ in the output will be reduced by virtue of the feedback f , as is desired for a balanced output amplifier circuit.

The feedback signal f thus acts as a negative feedback control signal to reduce the common mode component in the output. Advantageously, the overall open loop common-mode gain G of the amplifier circuit 100 is made to be large compared with unity, whereby in accordance with the general principles of negative feedback this feedback will reduce the common mode $(V_1 + V_2)/2$ by the factor G . Hence, if this gain G is made to be large compared with unity, the common mode output component $(V_1 + V_2)/2$ will reduce by a factor that is large compared with unity and will almost completely be suppressed. More specifically, this open loop gain G is proportional to AgL , where A is the common-mode amplification factor of the amplifier stage A, g is the transconductance of either of the matched current steering devices CS1 and CS2, and L is the resistance of either of the matched loads L1 and L2. Thus the open loop common-mode gain G can readily be made to be large compared with unity, typically as much as about 500 to 1,000 or more.

Note that in case both input transistors M1 and M2 are turned off by the input signals v_1 and v_2 , respectively, then the current $(I_1 - i)$ and $(I_2 - i)$, respectively, flowing through these transistors M1 and M2 will be zero, since the current source 30 cannot have infinite impedance and hence will

cease delivering the current I . Thus, $I_1 = I_2 = i$ for this case. In such a case, owing to the continued presence of the negative feedback f , the voltages V_1 and V_2 at terminals 101 and 102, respectively, will be substantially zero, so that $(V_1 + V_2)/2$ will be substantially zero; i.e., there will be substantially no common mode output component, as is the desired result. This result is achieved because the current $(I - i)$, and hence the current i , will continue to be adjusted by the negative feedback to reduce the common mode output component even though the input transistors M_1 and M_2 are both off, since the current steering of CS_1 and CS_2 even in this case remains operative.

Although the invention has been described in detail with reference to a specific embodiment, various modifications can be made without departing from the scope of the invention. For example, instead of n-channel transistors, p-channel transistors can be used, with appropriate changes in voltage biasing as known in the art. Moreover, instead of having but one stage per section, either the input section or the output section, or both, can have more than one stage.

Claims

1. An integrated circuit including a balanced output analog differential amplifier circuit arrangement comprising:
 - a differential input stage having first and second input branches ($M_1, L_1; M_2, L_2$);
 - an output stage including an output section (A) connected to receive signals from the input stage;
 - a common mode signal detector (CMSD) connected to detect common mode in the output stage and to generate a feedback control signal (f);
 characterized in that
 - each of a matched pair of first and second current steering devices (CS_1, CS_2), connected to receive the feedback control signal (f), is connected respectively to the first and second input branches ($M_1, L_1; M_2, L_2$) whereby the first and second current steering devices (CS_1, CS_2) draw equal respective currents (i) from the first and second input branches, respectively, in accordance with the feedback control signal.
2. A circuit according to claim 1, characterized in that
 - the output stage includes a double-input double-output amplifier section.
3. The circuit according to claim 2, characterized in that

the amplifier circuit arrangement has an open-loop common-mode gain of at least about 500.

4. The circuit of claim 2, characterized in that
 - the double-input double-output amplifier section has a nonzero common mode characteristic and a nonzero difference mode characteristic.

Patentansprüche

1. Integrierte Schaltung mit einer analogen Differentialverstärkerschaltungsanordnung mit symmetrischem Ausgang mit einer differentiellen Eingangsstufe mit einem ersten und einem zweiten Eingangszweig ($M_1, L_1; M_2, L_2$), einer Ausgangsstufe mit einem Ausgangsabschnitt (A), der für den Empfang von Signalen der Eingangsstufe angeschlossen ist, einem Gleichtaktsignaldetektor (CMSD), der zum Detektieren des Gleichtaktes in der Ausgangsstufe und zum Erzeugen eines Rückkopplungssteuersignals (f) angeschlossen ist, dadurch gekennzeichnet, daß jede Stromsteuereinrichtung des Paares aus abgeglicherer erster und zweiter Stromsteuereinrichtung (CS_1, CS_2) zum Empfang des Rückkopplungssteuersignals (f) angeschlossen ist, jeweils an den ersten und zweiten Eingangszweig ($M_1, L_1; M_2, L_2$) angeschlossen ist, wobei die erste und zweite Stromsteuereinrichtung (CS_1, CS_2) jeweils gemäß dem Rückkopplungssteuersignal gleiche jeweilige Ströme (i) aus dem ersten und zweiten Eingangszweig entnehmen.
2. Schaltung nach Anspruch 1, dadurch gekennzeichnet, daß die Ausgangsstufe einen Verstärkerabschnitt mit doppeltem Eingang und doppeltem Ausgang enthält.
3. Schaltung nach Anspruch 2, dadurch gekennzeichnet, daß die Verstärkerschaltungsanordnung eine Open-Loop-Gleichtaktverstärkung, d.h. eine Gleichtaktverstärkung ohne Rückkopplung, von wenigstens ungefähr 500 hat.
4. Schaltung nach Anspruch 2, dadurch gekennzeichnet, daß der Verstärkerabschnitt mit doppeltem Eingang und doppeltem Ausgang eine Gleichtaktkennlinie ungleich Null und eine Differenzbetriebskennlinie ungleich Null hat.



cease delivering the current I . Thus, $I_1 = I_2 = i$ for this case. In such a case, owing to the continued presence of the negative feedback f , the voltages V_1 and V_2 at terminals 101 and 102, respectively, will be substantially zero, so that $(V_1 + V_2)/2$ will be substantially zero; i.e., there will be substantially no common mode output component, as is the desired result. This result is achieved because the current $(I - i)$, and hence the current i , will continue to be adjusted by the negative feedback to reduce the common mode output component even though the input transistors M_1 and M_2 are both off, since the current steering of CS_1 and CS_2 even in this case remains operative.

Although the invention has been described in detail with reference to a specific embodiment, various modifications can be made without departing from the scope of the invention. For example, instead of n -channel transistors, p -channel transistors can be used, with appropriate changes in voltage biasing as known in the art. Moreover, instead of having but one stage per section, either the input section or the output section, or both, can have more than one stage.

Claims

1. An integrated circuit including a balanced output analog differential amplifier circuit arrangement comprising:
 - a differential input stage having first and second input branches ($M_1, L_1; M_2, L_2$);
 - an output stage including an output section (A) connected to receive signals from the input stage;
 - a common mode signal detector (CMSD) connected to detect common mode in the output stage and to generate a feedback control signal (f);
 characterized in that
 - each of a matched pair of first and second current steering devices (CS_1, CS_2), connected to receive the feedback control signal (f), is connected respectively to the first and second input branches ($M_1, L_1; M_2, L_2$) whereby the first and second current steering devices (CS_1, CS_2) draw equal respective currents (i) from the first and second input branches, respectively, in accordance with the feedback control signal.
2. A circuit according to claim 1, characterized in that
 - the output stage includes a double-input double-output amplifier section.
3. The circuit according to claim 2, characterized in that

the amplifier circuit arrangement has an open-loop common-mode gain of at least about 500.

4. The circuit of claim 2, characterized in that
 - the double-input double-output amplifier section has a nonzero common mode characteristic and a nonzero difference mode characteristic.

Patentansprüche

1. Integrierte Schaltung mit einer analogen Differentialverstärkerschaltungsanordnung mit symmetrischem Ausgang mit einer differentiellen Eingangsstufe mit einem ersten und einem zweiten Eingangszweig ($M_1, L_1; M_2, L_2$), einer Ausgangsstufe mit einem Ausgangsabschnitt (A), der für den Empfang von Signalen der Eingangsstufe angeschlossen ist, einem Gleichtaktsignaldetektor (CMSD), der zum Detektieren des Gleichtaktes in der Ausgangsstufe und zum Erzeugen eines Rückkopplungssteuersignals (f) angeschlossen ist, dadurch gekennzeichnet, daß jede Stromsteuereinrichtung des Paares aus abgeglicherer erster und zweiter Stromsteuereinrichtung (CS_1, CS_2) zum Empfang des Rückkopplungssteuersignals (f) angeschlossen ist, jeweils an den ersten und zweiten Eingangszweig ($M_1, L_1; M_2, L_2$) angeschlossen ist, wobei die erste und zweite Stromsteuereinrichtung (CS_1, CS_2) jeweils gemäß dem Rückkopplungssteuersignal gleiche jeweilige Ströme (i) aus dem ersten und zweiten Eingangszweig entnehmen.
2. Schaltung nach Anspruch 1, dadurch gekennzeichnet, daß die Ausgangsstufe einen Verstärkerabschnitt mit doppeltem Eingang und doppeltem Ausgang enthält.
3. Schaltung nach Anspruch 2, dadurch gekennzeichnet, daß die Verstärkerschaltungsanordnung eine Open-Loop-Gleichtaktverstärkung, d.h. eine Gleichtaktverstärkung ohne Rückkopplung, von wenigstens ungefähr 500 hat.
4. Schaltung nach Anspruch 2, dadurch gekennzeichnet, daß der Verstärkerabschnitt mit doppeltem Eingang und doppeltem Ausgang eine Gleichtaktkennlinie ungleich Null und eine Differenzbetriebskennlinie ungleich Null hat.



Revendications

1. Un circuit intégré comprenant une structure de circuit amplificateur différentiel analogique à sorties symétriques, comportant :
 - un étage d'entrée différentiel ayant des première et seconde branches d'entrée (M1, L1 ; M2, L2) ;
 - un étage de sortie comprenant une section de sortie (A) connectée de façon à recevoir des signaux provenant de l'étage d'entrée ;
 - un détecteur de signal de mode commun (CMSD) connecté de façon à détecter un signal de mode commun dans l'étage de sortie et à produire un signal de commande de rétroaction (f) ;caractérisé en ce que chaque dispositif d'une paire formée par des premier et second dispositifs d'aiguillage de courant appariés (CS1, CS2), connectés de façon à recevoir le signal de commande de rétroaction (f), est respectivement connecté aux première et seconde branches d'entrée (M1, L1 ; M2, L2), grâce à quoi les premier et second dispositifs d'aiguillage de courant (CS1, CS2) absorbent des courants respectifs égaux (i), à partir respectivement des première et seconde branches d'entrée, conformément au signal de commande de rétroaction.
2. Un circuit selon la revendication 1, caractérisé en ce que l'étage de sortie comprend une section d'amplificateur à double entrée et double sortie.
3. Le circuit selon la revendication 2, caractérisé en ce que la structure de circuit amplificateur a un gain en mode commun en boucle ouverte d'au moins environ 500.
4. Le circuit de la revendication 2, caractérisé en ce que la section d'amplificateur à double entrée et double sortie a une caractéristique de mode commun différente de zéro et une caractéristique de mode de différence différente de zéro.

50

55