

(51) International Patent Classification:
H03H 17/02 (2006.01)(21) International Application Number:
PCT/EP2013/053607(22) International Filing Date:
22 February 2013 (22.02.2013)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
61/602,848 24 February 2012 (24.02.2012) US
61/622,389 10 April 2012 (10.04.2012) US(71) Applicant: DOLBY INTERNATIONAL AB [SE/NL];
Apollo Building, 3E, Herikerbergweg 1-35, NL-1101 CN
Amsterdam (NL).(72) Inventors: VILLEMOES, Lars; Gaylegatan 12A, S-113
30 Stockholm (SE). MUNDT, Harald; Deutschherrn-
strasse 15-19, 90429 Nuremberg (DE).(74) Agent: DOLBY INTERNATIONAL AB PATENT
GROUP EUROPE; Apollo Building, 3E, Herikerbergweg
1-35, NL-1101 CN Amsterdam (NL).(81) Designated States (unless otherwise indicated, for every
kind of national protection available): AE, AG, AL, AM,
AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY,
BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM,
DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT,
HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP,
KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD,
ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI,
NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU,
RW, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ,
TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA,
ZM, ZW.(84) Designated States (unless otherwise indicated, for every
kind of regional protection available): ARIPO (BW, GH,
GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, SZ, TZ,
UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ,
TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK,
EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV,
MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM,

[Continued on next page]


(54) Title: LOW DELAY REAL-TO-COMPLEX CONVERSION IN OVERLAPPING FILTER BANKS FOR PARTIALLY COM-
PLEX PROCESSING

Fig. 3a

(57) Abstract: An arrangement of overlapping filter banks comprises a synthesis stage and an analysis stage. The synthesis stage receives a first signal segmented into time blocks and outputs, based thereon, an intermediate signal to be received by the analysis stage forming the basis for the computation of a second signal segmented into time frames. In an embodiment, the synthesis stage is operable to release an approximate value of the intermediate signal in a time block located $L-1$ time blocks ahead of its output block, which approximate value is computed on the basis of any available time blocks of the first signal, so that the approximate value contributes, in the analysis stage, to the second signal. The delay is typically reduced by $L-1$ blocks. Applications include audio signal processing in general and real-to-complex conversion in particular.