

(19) World Intellectual Property Organization  
International Bureau



(43) International Publication Date  
15 March 2001 (15.03.2001)

PCT

(10) International Publication Number  
WO 01/19048 A1

(51) International Patent Classification?: H04L 27/38,  
H03G 3/20, 3/00

Nelaton, F-75015 Paris (FR). DEMOL, Amaury; 5, rue  
des Reculettes, F-75013 Paris (FR). LEVY, Yannick; 54,  
rue des Meuniers, F-75012 Paris (FR).

(21) International Application Number: PCT/US00/40355

(74) Agent: SCHNECK, Thomas; Law Offices of Thomas  
Schneck, P.O. Box 2-E, San Jose, CA 95109-0005 (US).

(22) International Filing Date: 11 July 2000 (11.07.2000)

(25) Filing Language:

English

(81) Designated States (national): CA, CN, JP, KR, NO, SG.

(26) Publication Language:

English

(84) Designated States (regional): European patent (AT, BE,  
CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC,  
NL, PT, SE).

(30) Priority Data:

09/396,555

8 September 1999 (08.09.1999) US

Published:


— With international search report.

(71) Applicant: ATMEL CORPORATION [US/US]; 2325  
Orchard Parkway, San Jose, CA 95131 (US).

(72) Inventors: MAALEJ, Khaled; 9, rue de la Ville l'Eveque,  
F-75008 Paris (FR). HAMMAN, Emmanuel; 14, rue

For two-letter codes and other abbreviations, refer to the "Guid-  
ance Notes on Codes and Abbreviations" appearing at the begin-  
ning of each regular issue of the PCT Gazette.

(54) Title: DUAL AUTOMATIC GAIN CONTROL IN A QAM DEMODULATOR



(57) Abstract: A QAM demodulator (99) having a first automatic gain control circuit (10) which outputs a first signal (94) that is a function of the received signal, the first signal being used to control the gain of an amplifier which supplies the input of an A/D converter (25), and a second automatic gain controller (20) which outputs a second signal derived from the QAM circuit after filtering, the second signal controlling the gain of a digital multiplier (210) which produces a signal which feeds into an equalizer (45) by way of a receive filter (40). The dual automatic gain control circuits (10, 20), situated before and after the receive filters (40), allow for better resistance to non-linearity caused by signals in adjacent channels. Additionally, the dual automatic gain control circuits allow for the amplification level of the signal to be limited before the demodulator to eliminate signal distortion and to be set to the correct level internally with digital gain. Also, there is no saturation of the A/D converter (25) since there is no QAM feedback to analog circuits. This architecture is particularly efficient in a variable rate transmission scheme.