

ABSTRACT

A device includes a two transistor zero capacitor gain cell that is back end of line compatible and includes a write transistor and a read transistor that is electrically connected to the write transistor. The write transistor includes an oxide semiconductor channel and the read transistor includes a polysilicon channel.

FIG. 1